- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384530 > ISL9011IRPPZ (INTERSIL CORP) Dual LDO with Low Noise, Low IQ, and High PSRR PDF資料下載
參數(shù)資料
| 型號： | ISL9011IRPPZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | Dual LDO with Low Noise, Low IQ, and High PSRR |
| 中文描述： | DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PDSO10 |
| 封裝： | 3 X 3 MM, ROHS COMPLIANT, PLASTIC, MO-229WEED-3, DFN-10 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大小： | 224K |
| 代理商： | ISL9011IRPPZ |
9
FN9219.4
June 21, 2006
Block Diagram
Functional Description
The ISL9011 contains all circuitry required to implement two
high performance LDO’s. High performance is achieved
through a circuit that delivers fast transient response to
varying load conditions. In a quiescent condition, the
ISL9011 adjusts its biasing to achieve the lowest standby
current consumption.
The device also integrates current limit protection, smart
thermal shutdown protection, staged turn-on and soft-start.
Smart Thermal shutdown protects the device against
overheating. Staged turn-on and soft-start minimize start-up
input current surges without causing excessive device turn-
on time.
Power Control
The ISL9011 has two separate enable pins, EN1 and EN2,
to individually control power to each of the LDO outputs.
When both EN1 and EN2 are low, the device is in shutdown
mode. During this condition, all on-chip circuits are off, and
the device draws minimum current, typically less than 0.1
μ
A.
When one or both of the enable pins are asserted, the
device first polls the output of the UVLO detector to ensure
that VIN voltage is at least about 2.1V. Once verified, the
device initiates a start-up sequence. During the start-up
sequence, trim settings are first read and latched. Then,
sequentially, the bandgap, reference voltage and current
generation circuitry power-up. Once the references are
stable, a fast-start circuit quickly charges the external
reference bypass capacitor (connected to the CBYP pin) to
the proper operating voltage. After the bypass capacitor has
been charged, the LDO’s power-up.
If EN1 is brought high, and EN2 goes high before the VO1
output stabilizes, the ISL9011 delays the VO2 turn-on until
the VO1 output reaches its target level.
LDO
ERROR
AMPLIFIER
IS1
1V
QEN1
LDO-1
LDO-2
VREF
TRIM
VIN
VO1
VO2
CBYP
GND
EN2
EN1
CONTROL
LOGIC
VOLTAGE
REFERENCE
GENERATOR
BANDGAP AND
TEMPERATURE
SENSOR
UVLO
1.00V
I
I
Q
Q
VO1
~1.0V
ISL9011
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL9012IRFCZ | Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9012IRCCZ | Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9012IRCJZ | Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9012IRFDZ | Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9012IRJNZ | Dual LDO with Low Noise, Low IQ, and High PSRR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL9011IRPPZ-T | 功能描述:IC REG LDO 1.85V .15A/.3A 10-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，可調(diào)式 輸出電壓:1.2 V ~ 5 V 輸入電壓:2.5 V ~ 7 V 電壓 - 壓降（標(biāo)準(zhǔn)）:0.24V @ 800mA 穩(wěn)壓器數(shù)量:1 電流 - 輸出:800mA 電流 - 限制（最?。?1.2A 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-261-5，TO-261AB 供應(yīng)商設(shè)備封裝:SOT-223-5 包裝:帶卷 (TR) 其它名稱:*LP3964EMPX-ADJLP3964EMPX-ADJLP3964EMPX-ADJ-NDLP3964EMPX-ADJ/NOPBTR |
| ISL9011IRRCZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9011IRRCZ-T | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9011IRRKZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual LDO with Low Noise, Low IQ, and High PSRR |
| ISL9011IRRKZ-T | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual LDO with Low Noise, Low IQ, and High PSRR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。