- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383174 > ISL88706IP844Z (INTERSIL CORP) SPST, 1 and 5 Amp Pushbutton PDF資料下載
參數(shù)資料
| 型號： | ISL88706IP844Z |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | SPST, 1 and 5 Amp Pushbutton |
| 中文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| 封裝： | ROHS COMPLIANT, PLASTIC, DIP-8 |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 518K |
| 代理商： | ISL88706IP844Z |
3
FN8092.0
October 18, 2005
Pin Descriptions
ISL88705,
ISL88706
ISL88716,
ISL88813
ISL88707,
ISL88708
NAME
DESCRIPTION
1
1
1
MR
Manual Reset Input.
A reset signal is generated when this input is pulled low.
The MR input
is an active low debounced input to which a user can connect a push-button to add manual
reset capability or drive with a signal. The MR pin has an internal 100k
pull-up.
2
2
2
V
DD
Power Supply Terminal.
The voltage at this pin is compared against an internal factory-
programmed voltage trip point, V
TH1
. A reset is first asserted when the device is initially
powered up to ensure that the power supply has stabilized. Thereafter, reset is again asserted
whenever V
DD
falls below V
TH1
. The device is designed with hysteresis to help prevent
chattering due to noise and is immune to brief power-supply transients. The voltage threshold
V
TH1
is specified in the part number suffix.
3
3
3
GND
Ground Connection
4
4
4
PFI
Power-Fail Input
This is an auxiliary monitored voltage input with a 1.25V threshold that
causes PFO state to follow the PFI input state.
5
5
5
PFO
Power-Fail Output.
This output goes high if the voltage on PFI is greater than 1.25V,
otherwise PFO stays low.
6
C
POR
Adjustable POR Time-out Delay Input.
Connecting an external capacitor from C
POR
to
ground allows the user to increase the Power On Reset timeout (t
POR
) from the nominal
200ms.
6
6
WDI
Watchdog Input.
The Watchdog Input takes an input from a microprocessor and ensures that
it periodically toggles the WDI pin, otherwise the internal nominal 1.6s watchdog timer runs out,
then reset is asserted and WDO is pulled low. The internal Watchdog Timer is cleared
whenever the WDI sees a rising or falling edge or the device is manually reset. Floating WDI
or connecting WDI to a high-impedance three-state buffer disables the watchdog feature.
7
7
RST
Active-Low Reset Output.
The RST output is an active low open drain output that is pulled
low to GND when reset is asserted. Reset is asserted whenever;
1. The device is first powered up,
2. V
DD
falls below its minimum voltage sense level or
3. MR is asserted.
The reset output continues to be asserted for typically 200ms after V
DD
rises above the reset
threshold or MR input goes from low to high. A watchdog time-out will not trigger a reset unless
WDO is connected to MR.
7
8
RST
Active-High Reset Output.
The RST pin functions identically to its complementary RST
output but is an active high push pull output. RST is set high to V
DD
when reset is asserted.
See the RST description for more details on conditions that cause a reset.
8
8
WDO
Watchdog Output
. This output is pulled low when the nominal 1.6s internal Watchdog Timer
expires and does not go high again until the watchdog is cleared. WDO also goes low during
low V
DD
conditions. Whenever V
DD
is below the reset threshold, WDO stays low. However,
unlike RESET, WDO does not have a minimum pulse width. As soon as V
DD
rises above the
reset threshold, WDO goes high with no delay.
ISL88705, ISL88706, ISL88707, ISL88708, ISL88716, ISL88813
相關PDF資料 |
PDF描述 |
|---|---|
| ISL9000AIRPPZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
| ISL9000AIRCCZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
| ISL9000AIRCJZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
| ISL9000AIRFCZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
| ISL9000AIRFDZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL88707IB846Z | 功能描述:IC SUPERVISOR 4.64V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:帶卷 (TR) |
| ISL88707IB846Z-TK | 功能描述:IC SUPERVISOR MPU 4.64V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:帶卷 (TR) |
| ISL88707IP846Z | 功能描述:IC SUPERVISOR MPU 4.64V 8-PDIP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:帶卷 (TR) |
| ISL88708IB826Z | 功能描述:IC SUPERVISOR 2.63V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:帶卷 (TR) |
| ISL88708IB826Z-TK | 功能描述:IC SUPERVISOR MPU 2.63V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。