參數(shù)資料
型號(hào): ISL8102IRZ-T
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
中文描述: SWITCHING CONTROLLER, PQCC32
封裝: 5 X 5 MM, ROHS COMPLIANT, PLASTIC, MO-220VHHD-2, MLFP-32
文件頁數(shù): 15/27頁
文件大?。?/td> 711K
代理商: ISL8102IRZ-T
15
FN9247.0
October 19, 2005
2. The voltage on ENLL must be above 0.66V. The EN input
allows for power sequencing between the controller bias
voltage and another voltage rail. The enable comparator
holds the ISL8102 in shutdown until the voltage at ENLL
rises above 0.66V. The enable comparator has 100mV of
hysteresis to prevent bounce.
3. The driver bias voltage applied at the PVCC pins must
reach the internal power-on reset (POR) rising threshold.
In order for the ISL8102 to begin operation, PVCC is the
only pin that is required to have a voltage applied that
exceeds POR. Hysteresis between the rising and falling
thresholds assure that once enabled, the ISL8102 will not
inadvertently turn off unless the PVCC bias voltage drops
substantially (see
Electrical Specifications
).
When each of these conditions is true, the controller
immediately begins the soft-start sequence.
Soft-Start
During soft-start, the DAC voltage ramps linearly from zero
to the programmed level. The PWM signals remain in the
high-impedance state until the controller detects that the
ramping DAC level has reached the output-voltage level.
This protects the system against the large, negative inductor
currents that would otherwise occur when starting with a pre-
existing charge on the output as the controller attempted to
regulate to zero volts at the beginning of the soft-start cycle.
The Output soft-start time, T
SS
, begins with a delay period
equal to 64 switching cycles after the ENLL has exceeded its
POR level, followed by a linear ramp with a rate determined
by the switching period, 1/F
SW
.
For example, a regulator with 450kHz switching frequency
having REF voltage set to 1.2V has T
SS
equal to 3.55ms.
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft-start and ramps to zero during the first 640
cycles of soft-start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative
bias.
During the first 640 cycles of soft-start (704 cycles following
enable) the DAC voltage increments the reference in 25mV
steps. The remainder of soft-start sees the DAC ramping
with 12.5mV steps.
The ISL8102 also has the ability to start up into a pre-
charged output as shown in Figure 12, without causing any
unnecessary disturbance. The FB pin is monitored during
soft-start, and should it be higher than the equivalent internal
ramping reference voltage, the output drives hold both
MOSFETs off. Once the internal ramping reference exceeds
the FB pin potential, the output drives are enabled, allowing
the output to ramp from the pre-charged level to the final
level dictated by the reference setting. Should the output be
pre-charged to a level exceeding the reference setting, the
output drives are enabled at the end of the soft-start period,
leading to an abrupt correction in the output voltage down to
the “reference set” level.
Fault Monitoring and Protection
The ISL8102 actively monitors output voltage and current to
detect fault conditions. Fault monitors trigger protective
measures to prevent damage to the sensitive load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 13
outlines the interaction between the fault monitors and the
power good signal.
FIGURE 11. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (ENLL) FUNCTION
-
+
0.66V
EXTERNAL CIRCUIT
ISL8102 INTERNAL CIRCUIT
ENLL
+12V
POR
CIRCUIT
10.7k
1.40k
ENABLE
COMPARATOR
SOFT-START
AND
FAULT LOGIC
VCC
PVCC
T
SS
--------+
SW
1280
=
(EQ. 12)
FIGURE 12. SOFT-START WAVEFORMS FOR ISL8102-BASED
MULTI-PHASE CONVERTER
ENLL (5V/DIV)
V
OUT
(0.5V/DIV)
GND>
T1
GND>
T2
T3
OUTPUT PRECHARGED
BELOW DAC LEVEL
OUTPUT PRECHARGED
ABOVE DAC LEVEL
ISL8102
相關(guān)PDF資料
PDF描述
ISL8102 Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
ISL8102EVAL1 Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
ISL81387 ±15kV ESD Protected, Dual Protocol (RS-232/RS-485) Transceivers(±15kV ESD保護(hù),雙協(xié)議(RS-232/RS-485)收發(fā)器)
ISL81483 1/8 Unit Load, 5V, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers(1/8 單位負(fù)載、5V、小功率、高速或帶有限斜率功能的RS-485/RS-422收發(fā)器)
ISL81487 1/8 Unit Load, 5V, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers(1/8 單位負(fù)載、5V、小功率、高速或帶有限斜率功能的RS-485/RS-422收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL8103 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Three-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
ISL8103CRZ 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF)
ISL8103CRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF)
ISL8103EVAL1 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Three-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
ISL8103IRZ 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF)