- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383165 > ISL8010 (Intersil Corporation) Monolithic 600mA Step-Down Regulator with Low Quiescent Current(低靜態(tài)電流，單片600mA降壓調(diào)節(jié)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL8010 |
| 廠商： | Intersil Corporation |
| 英文描述： | Monolithic 600mA Step-Down Regulator with Low Quiescent Current(低靜態(tài)電流，單片600mA降壓調(diào)節(jié)器) |
| 中文描述： | 單片600mA降壓低靜態(tài)電流（低靜態(tài)電流，單片穩(wěn)壓器600mA的降壓調(diào)節(jié)器） |
| 文件頁數(shù)： | 10/11頁 |
| 文件大小： | 377K |
| 代理商： | ISL8010 |
10
FN6191.4
July 12, 2006
wait-restart event. This is called a “hiccup” event. The
average power dissipation is reduced, thereby reducing the
likelihood of damage current and thermal conditions in the IC.
Thermal Shutdown
Once the junction reaches about 145°C, the regulator shuts
down. Both the P-channel and the N-channel MOSFETs turn
off. The output voltage will drop to zero. With the output
MOSFETs turned off, the regulator will cool down. Once the
junction temperature drops to about 130°C, the regulator will
perform a normal restart.
Thermal Performance
The ISL8010 is available in a fused-lead MSOP10.
Compared with regular MSOP10 package, the fused-lead
package provides lower thermal resistance. The
θ
JA
is
100°C/W on a 4-layer board and 125°C/W on 2-layer board.
Maximizing the copper area around the pins will further
improve the thermal performance.
Power Good Output
The PG (pin 8) output is used to indicate when the output
voltage is properly regulating at the desired set point. It is an
open-drain output that should be tied to VIN or VCC through
a 100k
resistor. If no faults are detected, EN is high, and
the output voltage is within ~5% of regulation, the PG pin will
be allowed to go high. Otherwise, the open-drain NMOS will
pull PG low.
Output Voltage Selection
Users can set the output voltage of the variable version with
a resister divider, which can be chosen based on the
following formula:
Component Selection
Because of the fixed internal compensation, the component
choice is relatively narrow. For a regulator with fixed output
voltage, only two capacitors and one inductor are required. It
is recommended to use between 10μF and 22μF multilayer
ceramic capacitors with X5R or X7R rating for both the input
and output capacitors, and 1.5μH to 2.2μH for the inductor.
The RMS current present at the input capacitor is decided by
the following formula:
This is about half of the output current I
O
for all the V
O
. This
input capacitor must be able to handle this current.
The inductor peak-to-peak ripple current is given as:
L is the inductance
f
S
the switching frequency (nominally 1.4MHz)
The inductor must be able to handle I
O
for the RMS load
current, and to assure that the inductor is reliable, it must
handle the 2A surge current that can occur during a current
limit condition.
In addition to decoupling capacitors and inductor value, it is
important to properly size the phase-lead capacitor C
4
(Refer to the Typical Application Diagram). The phase-lead
capacitor creates additional phase margin in the control loop
by generating a zero and a pole in the transfer function. As a
general rule of thumb, C
4
should be sized to start the phase-
lead at a frequency of ~2.5kHz. The zero will always appear
at lower frequency than the pole and follow the equation
below:
Over a normal range of R
2
(~10-100k), C
4
will range from
~470-4700pF. The pole frequency cannot be set once the
zero frequency is chosen as it is dictated by the ratio of R
1
and R
2
, which is solely determined by the desired output set
point. The equation below shows the pole frequency
relationship:
Layout Considerations
The layout is very important for the converter to function
properly. The following PC layout guidelines should be
followed:
1. Separate the Power Ground (
(
); connect them only at one point right at the pins
2. Place the input capacitor as close to V
IN
and PGND pins
as possible
3. Make the following PC traces as small as possible:
4. from LX pin to L
5. from C
O
to PGND
6. If used, connect the trace from the FB pin to R
1
and R
2
as close as possible
7. Maximize the copper area around the PGND pin
8. Place several via holes under the chip to additional
ground plane to improve heat dissipation
The demo board is a good example of layout based on this
outline. Please refer to the ISL8010 Application Brief.
) and Signal Ground
tHICCUP
700
μ
V
---------------------------
216
μ
+
≈
(EQ. 1)
V
O
0.8
1
R
2
R
1
------
+
×
=
I
INRMS
V
V
IN
V
–
(
)
×
-----------------------------------------------
I
O
×
=
I
IL
V
(
-------------------------------------------
V
)
IN
V
O
S
×
–
=
f
Z
2
4
----------------------
=
f
P
1
2
4
---------------------------------------
=
ISL8010
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL8102CRZ | Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
| ISL8102CRZ-T | Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
| ISL8102IRZ | Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
| ISL8102IRZ-T | Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
| ISL8102 | Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL8010_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Monolithic 600mA Step-Down Regulator with Low Quiescent Current |
| ISL80101 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Performance 1A LDO |
| ISL80101_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Performance 1A LDO |
| ISL80101A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Performance 1A LDO |
| ISL80101-ADJ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Performance 1A LDO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。