參數(shù)資料
型號: ISL6753AAZA
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: Octal Buffers/Drivers With 3-State Outputs 20-SO -40 to 85
中文描述: 0.1 A DUAL SWITCHING CONTROLLER, 2000 kHz SWITCHING FREQ-MAX, PDSO16
封裝: 0.150 INCH, ROHS COMPLIANT, PLASTIC, QSOP-16
文件頁數(shù): 10/15頁
文件大?。?/td> 465K
代理商: ISL6753AAZA
10
FN9182.1
March 10, 2005
The charging time of the ramp capacitor is
For optimum performance, the maximum value of the
capacitor should be limited to 10nF. The maximum DC
current through the resistor should be limited to 2mA
maximum. For example, if the oscillator frequency is
400kHz, the minimum input voltage is 300V, and a 4.7nF
ramp capacitor is selected, the value of the resistor can be
determined by rearranging EQ. 7.
where t is equal to the oscillator period minus the deadtime.
If the deadtime is short relative to the oscillator period, it can
be ignored for this calculation.
If feed forward operation is not desired, the RC network may
be connected to VREF rather than the input voltage.
Alternatively, a resistor divider from CTBUF may be used as
the sawtooth signal. Regardless, a sawtooth waveform must
be generated on RAMP as it is required for proper PWM
operation.
Slope Compensation
Peak current-mode control requires slope compensation to
improve noise immunity, particularly at lighter loads, and to
prevent current loop instability, particularly for duty cycles
greater than 50%. Slope compensation may be
accomplished by summing an external ramp with the current
feedback signal or by subtracting the external ramp from the
voltage feedback error signal. Adding the external ramp to
the current feedback signal is the more popular method.
From the small signal current-mode model [1] it can be
shown that the naturally-sampled modulator gain, Fm,
without slope compensation, is
where Sn is the slope of the sawtooth signal and Tsw is the
duration of the half-cycle. When an external ramp is added,
the modulator gain becomes
where Se is slope of the external ramp and
The criteria for determining the correct amount of external
ramp can be determined by appropriately setting the
damping factor of the double-pole located at half the
oscillator frequency. The double-pole will be critically
damped if the Q-factor is set to 1, and over-damped for Q >
1, and under-damped for Q < 1. An under-damped condition
can result in current loop instability.
where D is the percent of on time during a half cycle. Setting
Q = 1 and solving for Se yields
Since Sn and Se are the on time slopes of the current ramp
and the external ramp, respectively, they can be multiplied
by Ton to obtain the voltage change that occurs during Ton.
where Vn is the change in the current feedback signal during
the on time and Ve is the voltage that must be added by the
external ramp.
Vn can be solved for in terms of input voltage, current
transducer components, and output inductance yielding
T
V
CT
O
where R
CS
is the current sense burden resistor, N
CT
is the
current transformer turns ratio, L
O
is the output inductance,
V
O
is the output voltage, and Ns and Np are the secondary
and primary turns, respectively.
FIGURE 6. VOLTAGE FEED FORWARD CONTROL
VIN
R3
C7
GND
1
2
4
3
5
6
7
8
9
10
11
12
13
14
15
16
RAMP
ISL6753
t
R3 C7
1
V
IN MIN
(
)
)
---------------------------------------
ln
=
S
(EQ. 7)
R3
IN MIN
)
C7
1
(
)
)
---------------------------------------
ln
-------------------------------- –
9
10
6
ln
4.7 10
1
---------
----------------–
=
=
159
=
k
(EQ. 8)
Fm
-------------------
=
(EQ. 9)
Fm
)
Tsw
----------+
c
---------------------------
=
=
(EQ. 10)
m
c
1
-------
+
=
(EQ. 11)
Q
c
D
)
0.5
)
----------------------–
=
(EQ. 12
S
e
S
n
1
π
--
0.5
+
1
D
-------------
1
=
(EQ. 13)
V
e
V
n
1
π
--
0.5
+
1
D
-------------
1
=
(EQ. 14)
V
e
R
-----------------------------------------
N
S
N
P
-------
1
π
--
D
0.5
+
=
V
(EQ. 15)
ISL6753
相關PDF資料
PDF描述
ISL6801AB High Voltage Bootstrap High Side Driver
ISL6801AB-T High Voltage Bootstrap High Side Driver
ISL6801 Octal Buffers/Drivers With 3-State Outputs 20-SO -40 to 85
ISL7124SRHQF 1.0 Amp Power Operational Amplifier
ISL7124SRHVF 1.0 Amp Power Operational Amplifier
相關代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6753AAZA-T 功能描述:IC REG CTRLR PWM CM/VM 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6754AAZA 功能描述:IC REG CTRLR PWM CM/VM 20-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6754AAZA-T 功能描述:IC REG CTRLR PWM CM/VM 20-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6754DBEVAL1Z 功能描述:BOARD DEMO FOR ISL6754 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC(離線)SMPS 系列:* 標準包裝:1 系列:- 主要目的:DC/DC,步降 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓撲結(jié)構(gòu):降壓 頻率 - 開關:250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND
ISL6755AAZA 功能描述:IC REG CTRLR PWM CM/VM 20-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)