- 您現在的位置：買賣IC網 > PDF目錄384527 > ISL6613A (Intersil Corporation) Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP(帶Pre-POR過壓保護的高級同步整流降壓MOSFET驅動器) PDF資料下載
參數資料
| 型號： | ISL6613A |
| 廠商： | Intersil Corporation |
| 英文描述： | Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP(帶Pre-POR過壓保護的高級同步整流降壓MOSFET驅動器) |
| 中文描述： | 先進的同步整流降壓MOSFET驅動器與前葡萄牙過壓保護（帶前葡萄牙過壓保護的高級同步整流降壓MOSFET的驅動器） |
| 文件頁數： | 9/12頁 |
| 文件大小： | 258K |
| 代理商： | ISL6613A |
9
FN9159.6
July 27, 2006
packages are more suitable for high frequency applications.
See Layout Considerations paragraph for thermal transfer
improvement suggestions. When designing the driver into an
application, it is recommended that the following calculation
is used to ensure safe operation at the desired frequency for
thresholds outlined in the ELECTRICAL SPECIFICATIONS
determine when the lower and upper gates are enabled.
the selected MOSFETs. The total gate drive power losses
due to the gate charge of MOSFETs and the driver’s internal
circuitry and their corresponding average driver current can
be estimated with Equations 2 and 3, respectively,
where the gate charge (Q
G1
and Q
G2
) is defined at a
particular gate to source voltage (V
GS1
and V
GS2
) in the
corresponding MOSFET datasheet; I
Q
is the driver’s total
quiescent current with no load at both drive outputs; N
Q1
and N
Q2
are number of upper and lower MOSFETs,
respectively; UVCC and LVCC are the drive voltages for
both upper and lower FETs, respectively. The I
Q*
VCC
product is the quiescent power of the driver without
capacitive load and is typically 116mW at 300kHz.
The total gate drive power losses are dissipated among the
resistive components along the transition path. The drive
resistance dissipates a portion of the total gate drive power
losses, the rest will be dissipated by the external gate
resistors (R
G1
and R
G2
) and the internal gate resistors
(R
GI1
and R
GI2
) of MOSFETs. Figures 3 and 4 show the
typical upper and lower gate drives turn-on transition path.
The power dissipation on the driver can be roughly
estimated as:
Layout Considerations
For heat spreading, place copper underneath the IC whether
it has an exposed pad or not. The copper area can be
extended beyond the bottom area of the IC and/or
connected to buried copper plane(s) with thermal vias. This
combination of vias for vertical heat escape, extended
copper plane, and buried planes for heat spreading allows
the IC to achieve its full thermal potential.
Place each channel power component as close to each
other as possible to reduce PCB copper losses and PCB
parasitics: shortest distance between DRAINs of upper FETs
and SOURCEs of lower FETs; shortest distance between
DRAINs of lower FETs and the power ground. Thus, smaller
amplitudes of positive and negative ringing are on the
switching edges of the PHASE node. However, some space
in between the power components is required for good
airflow. The traces from the drivers to the FETs should be
kept short and wide to reduce the inductance of the traces
and to promote clean drive signals.
P
Qg_TOT
P
Qg_Q1
P
Qg_Q2
I
Q
VCC
+
+
=
(EQ. 2)
P
Qg_Q1
Q
---------------------------------------
UVCC
2
GS1
F
SW
N
Q1
=
P
Qg_Q2
Q
--------------------------------------
LVCC
2
GS2
F
SW
N
Q2
=
I
DR
Q
-----------------------------------------------------
UVCC
GS1
N
Q
----------------------------------------------------
LVCC
GS2
N
+
F
SW
I
Q
+
=
(EQ. 3)
P
DR
P
DR_UP
P
DR_LOW
I
Q
VCC
+
+
=
(EQ. 4)
P
DR_UP
R
+
R
HI1
R
EXT1
--------------------------------------
R
+
R
LO1
R
EXT1
---------------------------------------
+
P
---------------------
=
P
DR_LOW
R
+
R
HI2
R
EXT2
--------------------------------------
R
+
R
LO2
R
EXT2
---------------------------------------
+
P
2
---------------------
=
R
EXT1
R
G1
R
N
Q1
-------------
+
=
R
EXT2
R
G2
R
Q2
-------------
+
=
FIGURE 3. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
FIGURE 4. TYPICAL LOWER-GATE DRIVE TURN-ON PATH
Q1
D
S
G
R
GI1
R
G1
BOOT
R
HI1
C
DS
C
GS
C
GD
R
LO1
PHASE
UVCC
LVCC
Q2
D
S
G
R
GI2
R
G2
R
HI2
C
DS
C
GS
C
GD
R
LO2
ISL6612A, ISL6613A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6613B | Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP |
| ISL6614A | Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP(帶Pre-POR過壓保護的雙高級同步整流降壓MOSFET驅動器) |
| ISL6740A | Flexible Double-Ended Voltage-Mode PWM Controller with Voltage Feed Forward |
| ISL6740AIVZA | JT 5C 5#20 PIN PLUG |
| ISL6740AIVZA-T | Flexible Double-Ended Voltage-Mode PWM Controller with Voltage Feed Forward |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL6613ACB | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅動器 - 外部開關 系列:- 標準包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數:1 輸出數:1 高端電壓 - 最大（自引導啟動）:- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應商設備封裝:TO-263 包裝:管件 |
| ISL6613ACB-T | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅動器 - 外部開關 系列:- 標準包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數:1 輸出數:1 高端電壓 - 最大（自引導啟動）:- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應商設備封裝:TO-263 包裝:管件 |
| ISL6613ACBZ | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅動器 - 外部開關 系列:- 標準包裝:6,000 系列:* |
| ISL6613ACBZ-T | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅動器 - 外部開關 系列:- 標準包裝:6,000 系列:* |
| ISL6613ACR | 功能描述:IC MOSFET DRVR SYNC BUCK 10-DFN RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅動器 - 外部開關 系列:- 標準包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數:1 輸出數:1 高端電壓 - 最大（自引導啟動）:- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應商設備封裝:TO-263 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。