- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383162 > ISL6612IRZ (INTERSIL CORP) Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features PDF資料下載
參數(shù)資料
| 型號： | ISL6612IRZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 功率晶體管 |
| 英文描述： | Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features |
| 中文描述： | 3 A HALF BRDG BASED MOSFET DRIVER, PDSO10 |
| 封裝： | 3 X 3 MM, ROHS COMPLIANT, PLASTIC, DFN-10 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 322K |
| 代理商： | ISL6612IRZ |
7
FN9153.5
July 25, 2005
Description
Operation
Designed for versatility and speed, the ISL6612 and ISL6613
MOSFET drivers control both high-side and low-side
N-Channel FETs of a half-bridge power train from one
externally provided PWM signal.
Prior to VCC exceeding its POR level, the Pre-POR over-
voltage protection function is activated; the upper gate
(UGATE) is held low and the lower gate (LGATE), controlled by
the Pre-POR over-voltage protection circuits, is connected to
the PHASE. Once the VCC voltage surpasses the VCC Rising
Threshold (See Electrical Specifications), the PWM signal takes
control of gate transitions. A rising edge on PWM initiates the
turn-off of the lower MOSFET (see Timing Diagram). After a
short propagation delay [t
PDLL
], the lower gate begins to fall.
Typical fall times [t
FL
] are provided in the Electrical
Specifications section. Adaptive shoot-through circuitry
monitors the PHASE voltage and determines the upper gate
delay time [t
PDHU
]. This prevents both the lower and upper
MOSFETs from conducting simultaneously. Once this delay
period is complete, the upper gate drive begins to rise [t
RU
] and
the upper MOSFET turns on.
A falling transition on PWM results in the turn-off of the upper
MOSFET and the turn-on of the lower MOSFET. A short
propagation delay [t
PDLU
] is encountered before the upper
gate begins to fall [t
FU
]. Again, the adaptive shoot-through
circuitry determines the lower gate delay time, t
PDHL
. The
PHASE voltage and the UGATE voltage are monitored, and
the lower gate is allowed to rise after PHASE drops below a
level or the voltage of UGATE to PHASE reaches a level
depending upon the current direction (See next section for
details). The lower gate then rises [t
RL
], turning on the lower
MOSFET.
Advanced Adaptive Zero Shoot-Through Deadtime
Control (Patent Pending)
These drivers incorporate a unique adaptive deadtime control
technique to minimize deadtime, resulting in high efficiency
from the reduced freewheeling time of the lower MOSFETs’
body-diode conduction, and to prevent the upper and lower
MOSFETs from conducting simultaneously. This is
accomplished by ensuring either rising gate turns on its
MOSFET with minimum and sufficient delay after the other has
turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.2V/+0.8V trip point for a
forward/reverse current, at which time the UGATE is released
to rise. An auto-zero comparator is used to correct the r
DS(ON)
drop in the phase voltage preventing from false detection of the
-0.2V phase level during r
DS(ON
conduction period. In the case
of zero current, the UGATE is released after 35ns delay of the
LGATE dropping below 0.5V. During the phase detection, the
disturbance of LGATE’s falling transition on the PHASE node is
blanked out to prevent falsely tripping. Once the PHASE is
high, the advanced adaptive shoot-through circuitry monitors
the PHASE and UGATE voltages during a PWM falling edge
and the subsequent UGATE turn-off. If either the UGATE falls
to less than 1.75V above the PHASE or the PHASE falls to less
than +0.8V, the LGATE is released to turn on.
Three-State PWM Input
A unique feature of these drivers and other Intersil drivers is
the addition of a shutdown window to the PWM input. If the
PWM signal enters and remains within the shutdown window
for a set holdoff time, the driver outputs are disabled and
both MOSFET gates are pulled and held low. The shutdown
state is removed when the PWM signal moves outside the
shutdown window. Otherwise, the PWM rising and falling
thresholds outlined in the ELECTRICAL SPECIFICATIONS
determine when the lower and upper gates are enabled.
PWM
UGATE
LGATE
t
FL
t
PDHU
t
PDLL
t
RL
t
TSSHD
t
PDTS
t
PDTS
1.5V<PWM<3.2V
1.0V<PWM<2.6V
t
FU
t
RU
t
PDLU
t
PDHL
t
TSSHD
FIGURE 1. TIMING DIAGRAM
ISL6612, ISL6613
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6613BCRZ-T | ECONOLINE: REZ - Cost Effective- 1kVDC & 2kVDC Isolation- Custom Solutions Available- No Extern. Components Required- UL94V-0 Package Material- Efficiency to 85% |
| ISL6612 | 7-Bit Bus Interfaces With 3-State Outputs 20-SOIC 0 to 70 |
| ISL6612CB | Hex Schmitt-Trigger Inverters 14-SSOP -40 to 85 |
| ISL6612CR | Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features |
| ISL6613 | Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6612IRZR5238 | 功能描述:IC MOSFET DRVR SYNC BUCK 10-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:6,000 系列:* |
| ISL6612IRZ-T | 功能描述:IC MOSFET DRVR SYNC BUCK 10-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:6,000 系列:* |
| ISL6612IRZ-TR5238 | 功能描述:IC MOSFET DRVR SYNC BUCK 10-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:6,000 系列:* |
| ISL6613ACB | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應(yīng)商設(shè)備封裝:TO-263 包裝:管件 |
| ISL6613ACB-T | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6，D²Pak（5 引線+接片），TO-263BA 供應(yīng)商設(shè)備封裝:TO-263 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。