參數(shù)資料
型號: ISL65426HRZ
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: 30V N-Channel PowerTrench MOSFET
中文描述: 6 A DUAL SWITCHING CONTROLLER, 1150 kHz SWITCHING FREQ-MAX, PQCC50
封裝: 5 X 10 MM, ROHS COMPLIANT, PLASTIC, QFN-50
文件頁數(shù): 15/22頁
文件大?。?/td> 741K
代理商: ISL65426HRZ
15
FN6340.2
February 21, 2007
EN
System enable for voltage monitoring with programmable
hysteresis. This pin has a POR rising threshold of 0.6V. This
enable is intended for applications where two or more input
power supplies are used and bias rise time is an issue.
EN1, EN2
These pins are threshold-sensitive enable inputs for the
individual PWM converters. These pins have low current
(10
μ
A) internal pull-ups to VCC. This pin disables the
respective converter until pulled above a 1V rising threshold.
ISET1, ISET2
Power block configuration inputs. Select the proper state for
each pin according to Table 1.
V1SET1, V1SET2, V2SET1, V2SET2
Output voltage configuration inputs. Select the proper state
of each pin per the electrical specification table.
PG1, PG2
Power good output. Open drain logic output that is pulled to
ground when the output voltage is outside regulation limits.
Functional Description
The ISL65426 is a monolithic, constant frequency, current-
mode dual output buck converter controller with user
configurable power blocks. Designed to provide a total
DC/DC solution for FPGAs, CPLDs, core processors, and
ASICs.
Power Blocks
A unique power block architecture allows partitioning of six
1A capable modules to support one of four power block
configuration options. The block diagram in Figure 3
provides a top level view of the power block layout. One
master power block is assigned to each converter output
channel. Power Block 2 is allotted to converter Channel 1
and Power Block 5 to Channel 2. The master power blocks
must not be tied together or the controller will not soft-start.
The remaining four floating power blocks can be partitioned
in one of four valid states outlined in Table 1. The controller
detects the programmed configuration based on the state of
logic signals at pins ISET1 and ISET2. The controller checks
the power block configuration versus the programmed
configuration before the either converter can soft-start.
Each power block has a separate power supply connection
pin, PVINx, and common channels must join these inputs to
one input power supply. Common synchronous power switch
connection points for each channel must be tied together
and to an external inductor. See the “Typical Application
Schematics” for pin connection guidance.
Each power block has a scaled pilot device providing current
feedback. The configuration pin settling determines how the
controller handles separation and summing of the individual
current feedback signals.
Main Control Loop
The ISL65426 is a monolithic, constant frequency, current-
mode step-down DC/DC converter. During normal operation,
the internal top power switch is turned on at the beginning of
each clock cycle. Current in the output inductor ramps up
until the current comparator trips and turns off the top power
MOSFET. The bottom power MOSFET turns on and the
inductor current ramps down for the rest of the cycle.
The current comparator compares the output current at the
ripple current peak to a current pilot. The error amplifier
monitors V
OUT
and compares it with the internal voltage
reference. The error amplifier’s output voltage drives a
proportional current to the pilot. If V
OUT
is low the pilot’s
current level is increased and the trip off current level of the
output is increased. The increased current works to raise the
V
OUT
level into agreement with the voltage reference.
Output Voltage Programming
The feedback voltage applied to the inverting input of the
error amplifier is scaled internally relative to the 0.6V internal
reference voltage based on the state of logic signals at pins
V1SET1, V1SET2, V2SET1 and V2SET2. The output
voltage configuration logic decodes the 2-bit voltage
identification codes into one of the discrete voltages shown
POWER BLOCK 6
LX6
POWER BLOCK 5
POWER BLOCK 4
POWER BLOCK 1
POWER BLOCK 2
POWER BLOCK 3
MASTER POWER BLOCK
FLOATING POWER BLOCK
PVIN6
LX5
PVIN5
LX4
PVIN4
LX1
PVIN1
LX2
PVIN2
LX3
PVIN3
FIGURE 35. POWER BLOCK DIAGRAM
TABLE 1. POWER BLOCK CONFIGURATION
I1SET I2SET
I
OUT1
CHANNEL 1
CONNECTIONS
I
OUT2
CHANNEL 2
CONNECTIONS
1
1
3A
LX1,LX2,LX3
3A
LX4,LX5,LX6
1
0
4A
LX1,LX2,LX3,LX4
2A
LX5,LX6
0
1
5A
LX1,LX2,LX3,LX4
,LX6
1A
LX5
0
0
2A
LX1,LX2
4A
LX3,LX4,LX5,LX6
Invalid LX Configurations: SS Prevented
X
X
1A
LX2
5A
LX1,LX3,LX4,
LX5,LX6
ISL65426
相關(guān)PDF資料
PDF描述
ISL65426IRZA 30V N-Channel PowerTrench MOSFET
ISL65426MREP Enhanced Product (EP) 6.0A Dual Synchronous Buck Regulator with Integrated MOSFETs
ISL65426 6A Dual Synchronous Buck Regulator with Integrated MOSFETs(帶集成MOSFETs的6A雙同步降壓調(diào)節(jié)器)
ISL6549 Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
ISL6549CA Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL65426HRZS2698 制造商:Intersil Corporation 功能描述:LEAD-FREE W/ANNEAL, DUAL BUCK REGULATOR. -10 TO +100 TEMP. - Rail/Tube 制造商:Intersil 功能描述:W/ANNEAL DL BUCKG -10 TO +100 TEMP
ISL65426HRZS2715 制造商:Intersil Corporation 功能描述:S SPEC FOR TRACKING BROADCOM BUSINESS ONLY-SOLD THRU DISTI - Rail/Tube
ISL65426HRZ-T 功能描述:IC REG BUCK SYNC ADJ 6A DL 50QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:降壓(降壓) 輸出類型:兩者兼有 輸出數(shù):1 輸出電壓:5V,1 V ~ 10 V 輸入電壓:3.5 V ~ 28 V PWM 型:電流模式 頻率 - 開關(guān):220kHz ~ 1MHz 電流 - 輸出:600mA 同步整流器:無 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SSOP(0.154",3.90mm 寬) 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:16-QSOP
ISL65426HRZ-TS2698 制造商:Intersil Corporation 功能描述:LEAD-FREE W/ANNEAL, DUAL BUCK REGULATOR. -10 TO +100 TEMP. - Tape and Reel 制造商:Intersil 功能描述:W/ANNEAL DL BUCKG -10 TO +100 TEMP
ISL65426HRZ-TS2715 制造商:Intersil Corporation 功能描述:S SPEC FOR TRACKING BROADCOM BUSINESS ONLY-SOLD THRU DISTI - Tape and Reel