參數(shù)資料
型號(hào): ISL6539
廠商: Intersil Corporation
英文描述: Wide Input Range Dual PWM Controller with DDR Option
中文描述: 寬輸入范圍雙PWM控制器的DDR選項(xiàng)
文件頁(yè)數(shù): 11/20頁(yè)
文件大小: 503K
代理商: ISL6539
11
FN9144.4
June 6, 2005
The small signal transfer function from the error amplifier
output voltage V
c
to the output voltage V
o
can be written in
the following expression:
The dc gain is derived by shorting the inductor and opening
the capacitor. There is one zero and two poles in this transfer
function.
The zero is related to ESR and the output capacitor.
The first pole is a low frequency pole associated with the
output capacitor and its charging resistors. The inductor can
be regarded as short. The second pole is the high frequency
pole related to the inductor. At high frequency the output cap
can be regarded as a short circuit. By approximation, the
poles and zero are inversely proportional to the time
constants, associated with inductor and capacitor, by the
following expressions:
Since the current loop separates the LC resonant poles into
two distant poles, and ESR zero tends to cancel the high
frequency pole, the second order system behaves like a first
order system. This control method simplifies the design of
the internal compensator and makes it possible to
accommodate many applications having a wide range of
parameters. The schematics for the internal compensator is
shown in Figure 6.
Its transfer function can be written as the following:
where
f
z1
= 6.98kHz, f
z2
= 380kHz, and f
p1
= 137kHz
Outside the ISL6539 chip, a capacitor C
z
can be placed in
parallel with the top resistor in the feedback resistor divider,
as shown in Figure 4. In this case the transfer function from
the output voltage to the middle point of the divider can be
written as:
The ratio of R
1
and R
2
is determined by the output voltage
set point; therefore, the position of the pole and zero
frequency in the above equation may not be far apart;
however, they can improve the loop gain and phase margin
with the proper design.
The Cz can bring the high frequency transient output voltage
variation directly to the VSEN pin to cause the PGOOD drop.
Such an effect should be considered in the selection of Cz.
From the analysis above, the system loop gain can be
written as:
Figure 7 shows the composition of the system loop gain. As
shown in the graph, the power stage became a well damped
second order system compared to the LC filter
characteristics. The ESR zero is so close to the high
frequency pole that they cancel each other out. The power
stage behaves like a first order system. With an internal
compensator, the loop gain transfer function has a cross
TABLE 1. PWM COMPARATOR RAMP AMPLITUDE FOR
DUAL SWITCHER APPLICATION
VIN PIN CONNECTIONS
VRAMP
AMPLITUDE
Ch1 and Ch2
Input Voltage Input voltage >4.2V
Vin/8
Input voltage <4.2V
1.25V
GND
1.25V
TABLE 2. PWM COMPARATOR RAMP VOLTAGE AMPLITUDE
FOR DDR APPLICATION
VIN PIN CONNECTION
VRAMP
AMPLITUDE
Ch1
Input Voltage
Input voltage >4.2V
Vin/8
Input voltage <4.2V
1.25V
GND
1.25V
Ch2
Input voltage >4.2V
0.625V
GND
1.25V
G s
G
m
R
R
i
DCR
R
o
+
+
---------------------------------------
--------
1
+
------------
1
+
------------
1
+
---------------------------------------------------------
=
Wz
ESR*C
o
-----------------------
=
Wp1
DCR
ESR
R
i
+
R
o
+
(
*C
o
------------------------------------------------------------------------------
=
Wp2
R
------+
DCR
ESR
L
o
+
R
o
||
=
FIGURE 6. THE INTERNAL COMPENSATOR
+
1.25pF
1M 16.7pF
500K
300K
VSEN
0.9V
TO PWM
COMPARATOR
4.4K
Vc
ISEN
Gcomp s
( )
1.857
--------------------------------------------------------------------------------------------
10
5
--------------
1
+
--------------
1
+
s
2
f
p1
---------------
1
+
=
Gfd s
R
R
1
R
2
---------+
sR
C
1
1
+
2
z
1
+
---------------------------------------------
=
Gloop s
( )
G s
Gcomp s
Gfd
=
s
( )
ISL6539
相關(guān)PDF資料
PDF描述
ISL6539CA Wide Input Range Dual PWM Controller with DDR Option
ISL6539CA-T Wide Input Range Dual PWM Controller with DDR Option
ISL6539CAZ Wide Input Range Dual PWM Controller with DDR Option
ISL6539CAZ-T Wide Input Range Dual PWM Controller with DDR Option
ISL6539IA Wide Input Range Dual PWM Controller with DDR Option
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6539CA 功能描述:IC CTRLR DDR DRAM, SDRAM 28QSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
ISL6539CA-T 功能描述:IC CTRLR DDR DRAM, SDRAM 28QSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
ISL6539CAZ 功能描述:電流型 PWM 控制器 VER OF ISL6539CA RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)頻率:27 KHz 上升時(shí)間: 下降時(shí)間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14
ISL6539CAZ-T 功能描述:電流型 PWM 控制器 VER OF ISL6539CA-T RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)頻率:27 KHz 上升時(shí)間: 下降時(shí)間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14
ISL6539EVAL1 功能描述:EVAL BOARD 1 FOR ISL6539 RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 線(xiàn)性穩(wěn)壓器 (LDO) 系列:* 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 設(shè)計(jì)資源:NCP590MNDPTAGEVB Gerber Files 標(biāo)準(zhǔn)包裝:1 系列:- 每 IC 通道數(shù):2 - 雙 輸出電壓:1.8V,2.8V 電流 - 輸出:300mA 輸入電壓:2.1 ~ 5.5 V 穩(wěn)壓器類(lèi)型:正,固定式 工作溫度:-40°C ~ 85°C 板類(lèi)型:完全填充 已供物品:板 已用 IC / 零件:NCP590MNDP 其它名稱(chēng):NCP590MNDPTAGEVB-NDNCP590MNDPTAGEVBOS