- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383154 > ISL6530 (Intersil Corporation) Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination PDF資料下載
參數(shù)資料
| 型號： | ISL6530 |
| 廠商： | Intersil Corporation |
| 英文描述： | Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination |
| 中文描述： | 雙同步降壓5V的脈寬調制（PWM）控制器，用于數(shù)據(jù)存儲器內(nèi)存VDDQ和VTT終端 |
| 文件頁數(shù)： | 9/17頁 |
| 文件大小： | 540K |
| 代理商： | ISL6530 |
9
FN9052.2
November 15, 2004
One method that may be employed to bypass the internal
V
TT
reference generation is to supply an external reference
directly to the V
REF_IN
pin. When doing this the SENSE1 pin
must remain unconnected. Caution must be exercised when
using this method as the V
TT
regulator does not employ a
soft-start of its own.
A second method would be to overdrive the internal
resistors. Figure 4 shows how to implement this method. The
external resistors used to overdrive the internal resistors
should be less than 2k
and have a tolerance of 1% or
better. This method still supplies a buffer between the
resistor network and any loading on the V
REF
pin. If there is
no loading on the V
REF
pin, then no buffering is necessary
and the reference voltage created by the resistor network
can be tied directly to V
REF
.
Converter Shutdown
Pulling and holding the OCSET/SD pin below 0.8V will
shutdown both regulators. During this state, PGOOD will be
held LOW. Upon release of the OCSET/SD pin, the IC enters
into a soft start cycle which brings both outputs back into
regulation.
Voltage Monitoring
The ISL6530 offers a PGOOD signal that will communicate
whether the regulation of both V
DDQ
and V
TT
are within
±15% of regulation, the V2_SD pin is held low and the bias
voltage of the IC is above the POR level. If all the criteria
above are true, the PGOOD pin will be at a high impedence
level. When one or more of the criteria listed above are false,
the PGOOD pin will be held low.
Overcurrent Protection
The overcurrent function protects the converter from a shorted
output by using the upper MOSFET on-resistance, r
DS(ON)
, of
V
DDQ
to monitor the current. This method enhances the
converter’s efficiency and reduces cost by eliminating a
current sensing resistor.
The over-current function cycles the soft-start function in a
hiccup mode to provide fault protection. A resistor (R
OCSET
)
programs the overcurrent trip level (see Figure 1). An internal
40
μ
A (typical) current sink develops a voltage across R
OCSET
that is referenced to V
IN
. When the voltage across the upper
MOSFET of V
DDQ
(also referenced to V
IN
) exceeds the
voltage across R
OCSET
, the overcurrent function initiates a
soft-start sequence.
Figure 5 illustrates the protection feature responding to an
over current event on V
DDQ
. At time T0, an over current
condition is sensed across the upper MOSFET of the V
DDQ
regulator. As a result, both regulators are quickly shutdown
and the internal soft-start function begins producing soft-
start ramps. The delay interval seen by the output is
equivalent to three soft-start cycles. The fourth internal soft-
start cycle initiates a normal soft-start ramp of the output, at
time T1. Both outputs are brought back into regulation by
time t2, as long as the overcurrent event has cleared.
Had the cause of the overcurrent still been present after the
delay interval, the overcurrent condition would be sensed
and both regulators would be shut down again for another
delay interval of three soft-start cycles. The resulting hiccup
mode style of protection would continue to repeat
indefinitely.
The overcurrent function will trip at a peak inductor current
(I
PEAK)
determined by:
I
x R
DS ON
)
where I
OCSET
is the internal OCSET current source (40
μ
A
typical). The OC trip point varies mainly due to the MOSFET
FIGURE 4. V
TT
REFERENCE OVERDRIVE
VREF
+
-
VREF_IN
SENSE1
TO ERROR
AMPLIFIER
ISL6530
V
DDQ
R
A
R
B
FIGURE 5. OVERCURRENT PROTECTION RESPONSE
0V
TIME
V
DDQ
(2.5V)
T1
T0
T2
V
TT
(1.25V)
INTERNAL SOFT-START FUNCTION
DELAY INTERVAL
I
PEAK
----------------------------------------------------
=
ISL6530
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6530CB | Dual Low-Noise High-Drive Operational Amplifier 8-SOIC 0 to 70 |
| ISL6530CR | Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination |
| ISL6530EVAL1 | Dual Low-Noise High-Drive Operational Amplifier 8-PDIP 0 to 70 |
| ISL6530EVAL2 | Dual Low-Noise High-Drive Operational Amplifier 8-SO 0 to 70 |
| ISL6530CR-T | Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6530CB | 功能描述:IC CONTROLLER INTEL 24SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| ISL6530CB-T | 功能描述:電壓模式 PWM 控制器 Synch Buck - DDRAM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| ISL6530CBZ | 功能描述:電壓模式 PWM 控制器 24L DL DDR PWR CNTRLR BULK RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| ISL6530CBZ-T | 功能描述:電壓模式 PWM 控制器 24L DL DDR PWR CNTRLR LD RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| ISL6530CR | 功能描述:IC CONTROLLER INTEL 32QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。