- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383149 > ISL6505 (Intersil Corporation) Multiple Linear Power Controller with ACPI Control Interface PDF資料下載
參數(shù)資料
| 型號： | ISL6505 |
| 廠商： | Intersil Corporation |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | Multiple Linear Power Controller with ACPI Control Interface |
| 中文描述： | 多重線性電源控制器ACPI控制接口 |
| 文件頁數(shù)： | 1/17頁 |
| 文件大小： | 371K |
| 代理商： | ISL6505 |
1
FN9109.2
ISL6505
Multiple Linear Power Controller with
ACPI Control Interface
The ISL6505 complements other power building blocks
(voltage regulators) in ACPI-compliant designs for
microprocessor and computer applications. The IC
integrates three linear controllers/regulators, switching,
monitoring and control functions into a 20-pin wide-body
SOIC or 20-pin QFN (also known as MLF) 5x5 package.
The ISL6505’s operating mode (active or sleep outputs) is
selectable through two digital control pins, S3 and S5.
One linear controller generates the 3.3V
DUAL
/3.3V
SB
voltage plane from the ATX supply’s 5V
SB
output, powering
the south bridge and the PCI slots through an external NPN
pass transistor during sleep states (S3, S4/S5). In active
state (during S0 and S1/S2), the 3.3V
DUAL
/3.3V
SB
linear
regulator uses an external N-channel pass MOSFET to
connect the outputs directly to the 3.3V input supplied by an
ATX power supply, for minimal losses. The
3.3V
DUAL
/3.3V
SB
output is active for as long as the ATX 5V
SB
voltage is applied to the chip.
A controller powers up the 5V
DUAL
plane by switching in the
ATX 5V output through an NMOS transistor in active states,
or by switching in the ATX 5V
SB
through a PMOS (or PNP)
transistor in S3 sleep state. In S4/S5 sleep states, the
ISL6505 5V
DUAL
output is either shut down or stays on,
based on the state of the EN5 pin.
An internal linear regulator supplies the 1.2V for the voltage
identification circuitry (VID) only during active states (S0 and
S1/S2), and uses the 3V3 pin as input source for its internal
pass element.
A linear controller generates V
OUT1
from the
3.3V
DUAL
/3.3V
SB
voltage plane, using an external NFET.
The voltage is user-programmable to values between 1.2V
and 1.5V, using an external resistor divider. The mode is
user-selectable with the LAN pin; a logic high (or open)
selects the 10/100 LAN mode, where V
OUT1
is always on
(S0-S5); a logic low selects the Gigabit Ethernet mode,
where V
OUT1
is only on during active modes (S0-S2).
Features
Provides four ACPI-Controlled Voltages
- 5V
DUAL
USB/Keyboard/Mouse
- 3.3V
DUAL
/3.3V
SB
PCI/Auxiliary/LAN
- 1.2V
VID
Processor VID Circuitry
- V
OUT1
(1.2V - 1.5V programmable) LAN/Ethernet
Excellent Output Voltage Regulation
- All Outputs:
±
2.0% over temperature (as applicable)
Small Size; Very Low External Component Count
Undervoltage Monitoring of All Outputs with Centralized
FAULT Reporting and Temperature Shutdown
QFN Package:
- Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
Lead-Free Available as an Option
Applications
ACPI-Compliant Power Regulation for Motherboards
Pinouts
- See page 6.
Ordering Information
PART NUMBER
TEMP.
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6505CB
0 to 70
20 Ld Wide SOIC
M20.3
ISL6505CR
0 to 70
20 Ld 5x5 QFN
L20.5x5
ISL6505CRZ
(Note 1)
0 to 70
20 Ld 5x5 QFN
(Lead-Free)
L20.5x5
ISL6505CRZ-T
(Note 1)
0 to 70
20 Ld 5x5 QFN
Tape & Reel (Lead-Free)
L20.5x5
ISL6505EVAL1
Evaluation Board (SOIC)
ISL6505EVAL2
Evaluation Board (QFN)
NOTE:
1. Intersil Lead-Free products employ special lead-free material sets;
molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and
lead-free soldering operations. Intersil Lead-Free products are
MSL classified at lead-free peak reflow temperatures that meet or
exceed the lead-free requirements of IPC/JEDEC J Std-020B.
Data Sheet
January 2004
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6505CB | Adjustable Precision Shunt Regulator 3-TO-92 -40 to 85 |
| ISL6505CR | Adjustable Precision Shunt Regulator 3-TO-92 -40 to 85 |
| ISL6505EVAL1 | Multiple Linear Power Controller with ACPI Control Interface |
| ISL6505EVAL2 | Multiple Linear Power Controller with ACPI Control Interface |
| ISL6506ACB-T | Multiple Linear Power Controller with ACPI Control Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6505 WAF | 制造商:Intersil Corporation 功能描述: |
| ISL6505C WAF | 制造商:Intersil Corporation 功能描述: |
| ISL6505CB | 功能描述:IC MULTIPLE POWER CTRLR 20-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| ISL6505CB-T | 功能描述:IC MULTIPLE POWER CTRLR 20-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| ISL6505CR | 功能描述:IC MULTIPLE POWER CTRLR 20-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。