- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383148 > ISL6440ACB (INTERSIL CORP) Advanced PWM and Triple Linear Power Controller for Gateway Applications PDF資料下載
參數(shù)資料
| 型號： | ISL6440ACB |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Advanced PWM and Triple Linear Power Controller for Gateway Applications |
| 中文描述： | SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | PLASTIC, MS-013AE, SOIC-28 |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 749K |
| 代理商： | ISL6440ACB |
14
MOSFET Considerations
The ISL6440A requires five external transistors. Two
N-Channel MOSFETs are used in the synchronous rectified
buck topology of PWM1 converter. It is recommended that
the AGP linear regulator pass element be a N-Channel
MOSFET as well. The GTL and memory linear controllers
can also each drive a MOSFET or a NPN bipolar as a pass
transistor. All these transistors should be selected based
upon r
DS(ON)
, current gain, saturation voltages, gate supply
requirements, and thermal management considerations.
PWM MOSFETs
In high-current PWM applications, the MOSFET power
dissipation, package selection and heat sink are the
dominant design factors. The power dissipation includes two
loss components; conduction loss and switching loss. These
losses are distributed between the upper and lower
MOSFETs according to duty factor (see the equations
below). The conduction losses are the main component of
power dissipation for the lower MOSFETs. Only the upper
MOSFET has significant switching losses, since the lower
device turns on and off into near zero voltage.
The equations below assume linear voltage-current
transitions and do not model power loss due to the reverse-
recovery of the lower MOSFET’s body diode. The gate-
charge losses are dissipated by the ISL6440A and do not
heat the MOSFETs. However, large gate-charge increases
the switching time, t
SW
which increases the upper MOSFET
switching losses. Ensure that both MOSFETs are within their
maximum junction temperature at high ambient temperature
by calculating the temperature rise according to package
thermal-resistance specifications. A separate heat sink may
be necessary depending upon MOSFET power, package
type, ambient temperature and air flow.
2
r
IN
The r
DS(ON)
is different for the two equations above even if
the same device is used for both. This is because the gate
drive applied to the upper MOSFET is different than the
lower MOSFET. Figure 10 shows the gate drive where the
upper MOSFET’s gate-to-source voltage is approximately
VCC less the input supply. For +5V main power and
+12VDC for the bias, the gate-to-source voltage of Q1 is 7V.
The lower gate drive voltage is +12VDC. A logic-level
MOSFET is a good choice for Q1 and a logic-level MOSFET
can be used for Q2 if its absolute gate-to-source voltage
rating exceeds the maximum voltage applied to VCC.
Rectifier CR1 is a clamp that catches the negative inductor
swing during the dead time between the turn off of the lower
MOSFET and the turn on of the upper MOSFET. The diode
must be a Schottky type to prevent the lossy parasitic
MOSFET body diode from conducting. It is acceptable to
omit the diode and let the body diode of the lower MOSFET
clamp the negative inductor swing, but efficiency could drop
one or two percent as a result. The diode's rated reverse
breakdown voltage must be greater than the maximum input
voltage.
Linear Controller Transistors
The main criteria for selection of transistors for the linear
regulators is package selection for efficient removal of heat.
The power dissipated in a linear regulator is:
Select a package and heat sink that maintains the junction
temperature below the rating with a the maximum expected
ambient temperature.
When selecting bipolar NPN transistors for use with the
linear controllers, insure the current gain at the given
operating VCE is sufficiently large to provide the desired
output load current when the base is fed with the minimum
driver output current.
P
UPPER
I
------------------------------------------------------------
×
V
×
I
----------------------------------------------------
V
×
t
×
F
S
×
+
=
P
LOWER
I
--------------------------------------------------------------------------------
2
r
IN
×
V
V
–
(
)
×
=
FIGURE 10. UPPER GATE DRIVE - DIRECT V
CC
DRIVE OPTION
+12V
PGND
ISL6440A
GND
LGATE
UGATE
PHASE
VCC
+5V OR LESS
NOTE:
V
GS
≈
V
CC
-5V
NOTE:
V
GS
≈
V
CC
Q1
Q2
+
-
CR1
P
LINEAR
I
O
V
IN
V
OUT
–
(
)
×
=
ISL6440A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6440IAZ-T | SMT RELAY |
| ISL6440IA-T | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
| ISL6440IA-TK | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
| ISL6440IAZ-TK | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
| ISL6440IAZ | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6440ACB WAF | 制造商:Harris Corporation 功能描述: |
| ISL6440ACB-T | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISL6440EVAL1 | 制造商:Intersil Corporation 功能描述:EVAL BD FOR ISL6440 - Bulk |
| ISL6440EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL6440 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6440IA | 功能描述:IC REG CTRLR BUCK PWM CM 24-QSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。