參數(shù)資料
型號: ISL6425ER-T
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: Single Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-top Box Designs
中文描述: 0.95 A SWITCHING CONTROLLER, 240 kHz SWITCHING FREQ-MAX, PQCC32
封裝: 5 X 5 MM, PLASTIC, MO-220VHHD-2, QFN-32
文件頁數(shù): 7/12頁
文件大?。?/td> 285K
代理商: ISL6425ER-T
7
FN9176.1
February 8, 2005
Functional Description
The ISL6425 single output voltage regulator makes an ideal
choice for advanced satellite set-top box and personal video
recorder applications. Both supply and control voltage
outputs for a low noise block (LNB) are available
simultaneously in any output configuration. The device
utilizes a built-in DC/DC step-converter that, from a single
supply source ranging from 8V to 14V, generates the voltage
that enables the linear post-regulator to work with a
minimum of dissipated power. An undervoltage lockout
circuit disables the circuit when V
CC
drops below a fixed
threshold (7.5V typ).
DiSEqC Encoding
The internal oscillator is factory-trimmed to provide a tone of
22kHz in accordance with DISeqC standards. No further
adjustment is required. The 22kHz oscillator can be
controlled either by the I
2
C interface (ENT bit) or by a
dedicated pin (DSQIN) that allows immediate DiSEqC data
encoding for the LNB. All the functions of this IC are
controlled via the I
2
C bus by writing to the system registers
(SR). The same registers can be read back, and two bits will
report the diagnostic status. The internal oscillator operates
the converters at ten times the tone frequency. The device
offers full I
2
C compatible functionality, 3.3V or 5V, and up to
400kHz operation.
If the Tone Enable (ENT) bit is set LOW through I
2
C, then
the DSQIN terminal activates the internal tone signal,
modulating the dc output with a 0.3V, 22kHz, symmetrical
waveform. The presence of this signal usually gives the LNB
information about the band to be received.
Burst coding of the 22kHz tone can be accomplished due to
the fast response of the DSQIN input and rapid tone
response. This allows implementation of the DiSEqC
(EUTELSAT) protocols.
When the ENT bit is set HIGH, a continuous 22kHz tone is
generated regardless of the DSQIN pin logic status. The
ENT bit must be set LOW when the DSQIN pin is used for
DiSEqC encoding.
Linear Regulator
The output linear regulator will sink and source current. This
feature allows full modulation capability into capacitive loads
as high as 0.25
μ
F. In order to minimize the power
dissipation, the output voltage of the internal step-up
converter is adjusted to allow the linear regulator to work at
minimum dropout.
When the device is put in the shutdown mode (EN = LOW),
the PWM power block is disabled. When the regulator block
is active (EN = HIGH), the output can be logic controlled to
be 13V or 18V (typical) by means of the VSEL bit (Voltage
Select) for remote controlling of non-DiSEqC LNBs.
Additionally, it is possible to increment by 1V (typical) the
selected voltage value to compensate for the excess voltage
drop along the coaxial cable (LLC bit HIGH).
Functional Pin Description
SYMBOL
FUNCTION
SDA
Bidirectional data from/to I
2
C bus.
Clock from I
2
C bus.
SCL
VSW
Input of the linear post-regulator.
PGND
Dedicated ground for the output gate driver of the PWM.
CS
Current sense input; connect Rsc at this pin for desired overcurrent value for the PWM.
SGND
Small signal ground for the IC.
AGND
Analog ground for the IC.
TCAP
Capacitor for setting rise and fall time of the output of the LNB. Use a capacitor value of 1μF or higher.
BYPASS
Bypass capacitor for internal 5V.
DSQIN
When HIGH this pin enables the internal 22kHz modulation for the LNB, Use this pin for tone enable function for
the LNB.
VCC
Main power supply to the chip.
GATE
This is the device output of the PWM. This high current driver output is capable of driving the gate of a power FET.
This output is actively held low when Vcc is below the UVLO threshold.
VOUT
Output voltage for the LNB.
ADDR
Address pin to select two different addresses per voltage level at this pin.
COMP
Error amp output used for compensation.
FB
Feedback pin for the PWM.
CPVOUT, CPSWIN, CPSWOUT Charge pump connections.
SEL18V
When connected HIGH, this pin will change the output of the PWM to 18V.
ISL6425
相關(guān)PDF資料
PDF描述
ISL6431EVAL1 Advanced Pulse-Width Modulation (PWM) Controller for Home Gateways
ISL6431 Advanced Pulse-Width Modulation (PWM) Controller for Home Gateways
ISL6431CB Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85
ISL6431IB Advanced Pulse-Width Modulation (PWM) Controller for Home Gateways
ISL6432EVAL1 PWM and Triple Linear Power Controller for Home Gateway Applications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6425ERZ 功能描述:電流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG W/TTL INP RoHS:否 制造商:Texas Instruments 開關(guān)頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14
ISL6425ERZ-T 功能描述:電流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG W/TTL INP RoHS:否 制造商:Texas Instruments 開關(guān)頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14
ISL6425EVAL2 功能描述:EVAL BOARD 2 FOR ISL6425 RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:* 標準包裝:75 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.3 V ~ 13.5 V 降壓:是 升壓:是 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:0°C ~ 70°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:管件 產(chǎn)品目錄頁面:1051 (CN2011-ZH PDF) 其它名稱:296-2543-5
ISL6426CB 制造商:Rochester Electronics LLC 功能描述:- Bulk
ISL6426CR 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: