參數(shù)資料
型號(hào): ISL6295
廠商: Intersil Corporation
英文描述: Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-TSSOP -40 to 85
中文描述: 低電壓電量計(jì)
文件頁(yè)數(shù): 19/25頁(yè)
文件大小: 387K
代理商: ISL6295
19
FN9074.0
October 25, 2005
The eight A/D result registers contain the following:
GPIO CONTROL REGISTER - GPIOctrl
(Address 53 Hex/83 Decimal)
These GPIO control bits are relevent only when the
respective GPIO enable bit (contained within the VREFT
register) is set.
ACCUMULATOR CLEAR REGISTER - ACCclr
(Address - 62 Hex/98 Decimal)
A ‘1’ in any of the “CLRn” bits will clear the associated
accumulator. Following the clear operation, all of the bits in
the AccClr register will be reset to 0.
TRIP POINT VALUE REGISTERS
There are 5 registers that are utilized to set up Trip Point
Values. These registers are used when enabled by the
TRIPctrl register to enter or exit various power modes. Three
of these trip point value registers contain voltage values and
two contain current values. Locations of the trip point
detection enable bit and the corresponding compare and trip
point value registers are listed below:
VPtrip, VCtrip and SStrip are used as voltage values to be
compared to VPres, GPADres and VPres respectively for
transitioning in and out of various power modes. I+trip and
I-trip are used as current values to be compared to Ires for
transitioning in and out of various power modes. The data
format in these registers is left justified. For the purpose of
trip point detection, only magnitude is compared and the sign
is ignored.
Magnitude
Magnitude of A/D output: Reports the
magnitude value of the A/D measurement with
00h representing a zero value and 7Fh
representing full scale (magnitude of ADC input
voltage equals V
REF
). The magnitude value is
left-justified, meaning that result from a N-bit
conversion, as defined by the resolution
specified within the A/D Control register, will
occupy bit locations from bit 14 to bit (15-N).
Sign
Polarity of the A/D measurement: The sign bit
shows the polarity of the A/D measurement.
0 = positive value
1 = negative value
7
6
5
4
3
2
1
0
PP0
OE0
IE1
IE0
OUT1
OUT0
IN1
IN0
PP0
IO0 Push-Pull Output mode: Setting this bit to
‘1’ will configure the IO0 pin as a push-pull digital
output. If set to ‘0’, the IO0 pin will become an
open drain output with a 300k
pull-up to the
internal regulated supply. To be used in
conjunction with the “OE0” bit.
OE0
IO0 Output Enable: Setting this bit to ‘1’ will
configure the IO0 pin to be either a push-pull
output (when PP0 = ’1’) or open drain output
(when PP0 = ‘0’). If “OE0” is reset to ‘0’, the IO0
pin is three-stated (when PP0 = ‘1’) or pulled up
to the internal regulated supply through a 300k
resistor (when PP0 = ‘0’).
IE1
IO1 Input enable: Setting this bit to ‘1’ enables
the IO1 pin to be used as a digital input. If reset
to ‘0’, the digital input buffer on IO1 is powered
down and the “IN1” bit will always read logic 0.
IE0
IO0 Input enable: Setting this bit to ‘1’ enables
the IO0 pin to be used as a digital input. If reset
to ‘0’, the digital input buffer on IO0 is powered
down and the “IN0” bit will always read logic 0.
OUT1
IO1 Output Data: Controls the open drain pull-
down device. When “0” is written, the pull-down
device is enabled and the IO1 pin outputs a logic
0. When set to “1”, the pull-down device is
disabled and the IO1 is three-stated.
OUT0
IO0 Output Data: Sets the logic level driven on
the IO0 pin. Relevant only when Output Enable
bit “OE0” is set.
IN1
IO1 Input Data: Current logic state of the IO1
pin (read- only).
IN0
IO0 Input Data: Current logic state of the IO0
pin (read- only).
7
6
5
4
3
2
1
0
CLR7
CLR6
CLR5
CLR4
CLR3
CLR2
CLR1
CLR0
CLR7
Clear GPADT Timer
CLR6
Clear GPADA Accumulator
CLR5
Clear TAT Timer
CLR4
Clear TA Accumulator
CLR3
Clear CTC Timer
CLR2
Clear CCA Accumulator
CLR1
Clear DTC Timer
CLR0
Clear DCA Accumulator
TPV
REGISTER
LOCATION
COMPARISON
REGISTER
ENABLE
BIT
I+trip
60h
Ires
Iex
I-trip
64h
Ires
Ient
VPtrip
68h
VPres
VPex
VCtrip
6Ch
VPres or GPADres
VPent or
GPADent
SStrip
70h
VPres
Shent
15
14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Sign
Magnitude
ISL6295
相關(guān)PDF資料
PDF描述
ISL6295CV Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-TSSOP -40 to 85
ISL6299AIRZ Li-ion/Li-Polymer Battery Charger Accepting Two Power Sources
ISL6299A Quadruple 2-Input Exclusive-OR Gates 14-SSOP -40 to 85
ISL6299AIRZ-T Li-ion/Li-Polymer Battery Charger Accepting Two Power Sources
ISL6299IRZ Li-ion/Li-Polymer Battery Charger Accepting Two Power Sources
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6295CV 功能描述:IC FUEL GAUGE LOW VOLTAGE 8TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:充電管理 電池化學(xué):鋰離子(Li-Ion)、鋰聚合物(Li-Pol) 電源電壓:3.75 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:669 (CN2011-ZH PDF) 其它名稱:MCP73831T-2ACI/OTCT
ISL6295CV-T 功能描述:IC FUEL GAUGE LOW VOLT 8-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:充電管理 電池化學(xué):鋰離子(Li-Ion)、鋰聚合物(Li-Pol) 電源電壓:3.75 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:669 (CN2011-ZH PDF) 其它名稱:MCP73831T-2ACI/OTCT
ISL6295CVZ 功能描述:IC FUEL GAUGE LOW VOLTAGE8-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:Impedance Track™ 功能:燃料,電量檢測(cè)計(jì)/監(jiān)控器 電池化學(xué):鋰離子(Li-Ion) 電源電壓:2.4 V ~ 2.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁(yè)面:1020 (CN2011-ZH PDF) 配用:BQ27350EVM-ND - BQ27350EVM 其它名稱:296-21665-2
ISL6295CVZ-T 功能描述:IC FUEL GAUGE LOW VOLTAGE8-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:充電管理 電池化學(xué):鋰離子(Li-Ion)、鋰聚合物(Li-Pol) 電源電壓:3.75 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:669 (CN2011-ZH PDF) 其它名稱:MCP73831T-2ACI/OTCT
ISL6295EVAL1 制造商:Intersil Corporation 功能描述:LOW VOLT FUEL GAUGE - Bulk