- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383136 > ISL5729EVAL1 (Intersil Corporation) Dual 10-bit, +3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5729EVAL1 |
| 廠商： | Intersil Corporation |
| 英文描述： | Dual 10-bit, +3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter |
| 中文描述： | 雙10位，3.3伏，130/210MSPS，CommLink商標(biāo)高速D / A轉(zhuǎn)換 |
| 文件頁數(shù)： | 10/13頁 |
| 文件大?。?/td> | 766K |
| 代理商： | ISL5729EVAL1 |
10
Definition of Specifications
Adjacent Channel Power Ratio, ACPR,
is the ratio of the
average power in the adjacent frequency channel (or offset)
to the average power in the transmitted frequency channel.
Crosstalk,
is the measure of the channel isolation from one
DAC to the other. It is measured by generating a sinewave in
one DAC while the other DAC is clocked with a static input,
and comparing the output power of each DAC at the
frequency generated.
Differential Linearity Error, DNL,
is the measure of the
step size output deviation from code to code. Ideally the step
size should be one LSB. A DNL specification of one LSB or
less guarantees monotonicity.
EDGE, Enhanced Data for Global Evolution,
a TDMA
standard for cellular applications which uses 200kHz BW,
8-PSK modulated carriers.
Full Scale Gain Drift,
is measured by setting the data inputs
to be all logic high (all 1s) and measuring the output voltage
through a known resistance as the temperature is varied
from T
MIN
to T
MAX
. It is defined as the maximum
deviation
from the
value
measured at room temperature to the
value
measured at either T
MIN
or T
MAX
. The units are ppm of FSR
(full scale range) per °C.
Full Scale Gain Error,
is the error from an ideal ratio of 32
between the output current and the full scale adjust current
(through R
SET
).
Gain Matching,
is a measure of the full scale amplitude
match between the I and Q channels given the same input
pattern. It is typically measured with all 1s at the input to
both channels, and the full scale output voltage developed
into matching loads is compared for the I and Q outputs.
GSM, Global System for Mobile Communication,
a TDMA
standard for cellular applications which uses 200kHz BW,
GMSK modulated carriers.
Integral Linearity Error, INL,
is the measure of the worst
case point that deviates from a best fit straight line of data
values along the transfer curve.
Internal Reference Voltage Drift,
is
defined as the
maximum
deviation
from the
value
measured at room
temperature to the
value
measured at either T
MIN
or T
MAX
.
The units are ppm per °C.
Offset Drift,
is measured by setting the data inputs to all
logic low (all 0s) and measuring the output voltage at IOUTA
through a known resistance as the temperature is varied
from T
MIN
to T
MAX
.
It is defined as the maximum
deviation
from the
value
measured at room temperature to the
value
measured at either T
MIN
or T
MAX
. The units are ppm of FSR
(full scale range) per degree °C.
Offset Error,
is measured by setting the data inputs to all
logic low (all 0s) and measuring the output voltage of IOUTA
through a known resistance. Offset error is defined as the
maximum
deviation
of the IOUTA output current from a value
of 0mA.
Output Voltage Compliance Range,
is the voltage limit
imposed on the output. The output impedance should be
chosen such that the voltage developed does not violate the
compliance range.
Power Supply Rejection,
is measured using a single power
supply. The nominal supply voltage is varied
±
10% and the
change in the DAC full scale output is noted.
Reference Input Multiplying Bandwidth,
is
defined as the
3dB bandwidth of the voltage reference input. It is measured
by using a sinusoidal waveform as the external reference
with the digital inputs set to all 1s. The frequency is
increased until the amplitude of the output waveform is 0.707
(-3dB) of its original value.
Spurious Free Dynamic Range, SFDR
, is the amplitude
difference from the fundamental signal to the largest
harmonically or non-harmonically related spur within the
specified frequency window.
Total Harmonic Distortion, THD,
is the ratio of the RMS
value of the fundamental output signal to the RMS sum of
the first five harmonic components.
UMTS, Universal Mobile Telecommunications System,
a
W-CDMA standard for cellular applications which uses
3.84MHz modulated carriers.
Detailed Description
The ISL5729 is a dual 10-bit, current out, CMOS, digital to
analog converter. The core of each DAC is based on the
ISL5761. The maximum update rate is at least 210+MSPS
and can be powered by a single power supply in the
recommended range of +3.0V to +3.6V. Operation with clock
rates higher than 210MSPS is possible; please contact the
factory for more information. It consumes less than 125mW
of power per channel when using a +3.3V supply, the
maximum 20mA of output current, and the data switching at
210MSPS. The architecture is based on a segmented
current source arrangement that reduces glitch by reducing
the amount of current switching at any one time. In previous
architectures that contained all binary weighted current
sources or a binary weighted resistor ladder, the converter
might have a substantially larger amount of current turning
on and off at certain, worst-case transition points such as
midscale and quarter scale transitions. By greatly reducing
the amount of current switching at these major transitions,
the overall glitch of the converter is dramatically reduced,
improving settling time, transient problems, and accuracy.
Digital Inputs and Termination
The ISL5729 digital inputs are formatted as offset binary and
guaranteed to 3V LVCMOS levels. The internal register is
updated on the rising edge of the clock. To minimize
ISL5729
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5729 | Dual 10-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter(雙路10位, +3.3V, 130/210+MSPS, 高速D/A轉(zhuǎn)換器) |
| ISL57402IN | 3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| ISL57403IN | MB 61C 61#20 SKT PLUG |
| ISL5740 | 3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| ISL57406IN | 3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5729IN | 功能描述:IC DAC DUAL 10BIT 3.3V 48-MQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| ISL5729INZ | 功能描述:IC DAC 10BIT CMOS DUAL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| ISL5740 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| ISL57402IN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| ISL57403IN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。