- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383130 > ISL3874IK96 (INTERSIL CORP) Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI PDF資料下載
參數(shù)資料
| 型號： | ISL3874IK96 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| 中文描述： | 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192 |
| 封裝： | 14 X 14 MM, PLASTIC, BGA-192 |
| 文件頁數(shù)： | 28/33頁 |
| 文件大?。?/td> | 390K |
| 代理商： | ISL3874IK96 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁
28
to 2 bits. In the CCK mode, when a symbol decision error is
made, up to 6 bits may be in error although on average only 3
bits will be in error. Secondly, when the bits are processed by
the descrambler, these errors are further extended. The
descrambler is a 7-bit shift register with two taps exclusive or’ed
with the bit stream. Thus, each error is extended by a factor of
three. Multiple errors can be spaced the same as the tap
spacing, so they can be canceled in the descrambler. In this
case, two wrongs do make a right. Given all that, if a single
error is made the whole packet is discarded anyway, so the
error extension property has no effect on the packet error rate.
It should be taken into account if a forward error correction
scheme is contemplated.
Descrambling is self synchronizing and is done by a
polynomial division using a prescribed polynomial. A shift
register holds the last quotient and the output is the exclusive-
or of the data and the sum of taps in the shift register.
PREAMBLE/HEADER
CRC-16
GENERATOR
TX_AGC_IN
V
REF
I
REF
ANTSEL
TX_DATA
SCRAMBLER
TXD
P
MODULATOR,
BARKER/CCK
TXI
TXQ
TIMING
GENERATOR
MCLK
V
DD
(ANALOG)
V
DD
(DIGITAL)
GND (ANALOG)
GND (DIGITAL)
TXCLK
TX_RDY
TX_PE
ANTSEL
T
P
BBP_CLK
FIGURE 16. DSSS BASEBAND PROCESSOR, TRANSMIT SECTION
TX AGC
CONTROL
TRANSMIT
FILTER
O
T
O
DAC
DAC
TX
STATE
CONTROL
TX_IF_AGC
6-BIT
DAC
REGISTER
6-BIT
ADC
MAC
CONTROL
SIGNALS
I
T0 + 1
SYMBOL CORRELATOR
OUTPUT REPEATS
CORRELATION
PEAK
T0 + 2
SYMBOLS
T0
SAMPLES
AT 2X CHIP
RATE
EARLY
ON-TIME
LATE
CORRELATION TIME
FIGURE 17. CORRELATION PROCESS
CORRELATOR OUTPUT IS THE RESULT OF CORRELATING
THE PN SEQUENCE WITH THE RECEIVED SIGNAL
ISL3874
相關PDF資料 |
PDF描述 |
|---|---|
| ISL3874 | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL3874IK | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL39300A-DAPDK-CD | PRISM 54Mbps Wireless Local Area Network Access Point |
| ISL39300A-DAPDK | PRISM 54Mbps Wireless Local Area Network Access Point |
| ISL39300A-DAPDK-EVAL | PRISM 54Mbps Wireless Local Area Network Access Point |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL3880 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3880IK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3880IK-TK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3886 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3886IK | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。