- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15734 > ISL34340KIT1Z (Intersil)EVALUATION BOARD FOR ISL34340 PDF資料下載
參數(shù)資料
| 型號： | ISL34340KIT1Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/10頁 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR ISL34340 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
8
FN6255.1
June 23, 2008
Applications
Overview
A pair of ISL34340 SERDES transports 24-bit parallel video
(16-bit parallel video for the ISL34320) along with auxiliary
data over a single 100
Ω differential cable either to a display
or from a camera. Auxiliary data is transferred in both
directions and can be used for remote configuration and
telemetry.
The benefits include lower EMI, lower costs, greater
reliability and space savings. The same device can be
configured to be either a serializer or deserializer by setting
one pin (VIDEO_TX), simplifying inventory. RGBA/B/C,
VSYNC, HSYNC, and DATAEN pins are inputs in serializer
mode and outputs in deserializer mode.
The video data presented to the serializer on the parallel
LVCMOS bus is serialized into a high-speed differential
signal. This differential signal is converted back to parallel
video at the remote end by the deserializer. The
side-channel data is transferred between the SERDES pair
during two lines of the vertical video blanking interval.
When the side-channel is enabled, there will be a number of
PCLK cycles uncertainty from frame-to-frame. This should
not cause sync problems with most displays, as this occurs
during the vertical front porch of the blanking period. When
properly configured, the SERDES link supports end-to-end
transport with fewer than one error in 1010 bits.
Differential Signals and Termination
The ISL34340 serializes the 24-bit parallel data at 30x the
PCLK_IN frequency. The ISL34320 serializes the 16-bit
parallel data at 20x the PCLK_IN frequency. The extra 2 bits
per word come from the 8b/10b encoding scheme.
The high bit rate of the differential serial data requires
special care in the layout of traces on PCBs, in the choice
and assembly of connectors, and in the cables themselves.
PCB traces need to be adjacent and matched in length (so
as to minimize the imbalanced coupling to other traces or
elements), and of a geometry to match the impedance of the
transmitter and receiver, to minimize reflections. Similar care
needs to be applied to the choice of connectors and cables.
SERIOP and SERION pins incorporate internal differential
termination of the serial signal lines. External termination
cannot be used unless the side-channel is disabled.
SERIO Pin AC-Coupling
AC-coupling minimizes the effects of DC common mode
voltage difference and local power supply variations
between two SERDES. The serializer outputs DC balanced
8b/10b line code, which allows AC-coupling.
The AC-coupling capacitor on SERIO pins must be 27nF on
the serializer board and 27nF on the deserializer board. The
value of the AC-coupling capacitor is very critical since a
value too small will attenuate the high speed signal at low
clock rate. A value too big will slow down the turn around
time for the side-channel.
Receiver Reference Clock (REF_CLK)
The reference clock (REF_CLK) for the PLL is fed into
PCLK_IN pin. REF_CLK is used to recover the clock from
the high speed serial stream. REF_CLK is very sensitive to
any instability. The following conditions must be met at all
times after power is applied to the deserializer, or else the
deserializer may need a manual reset:
REF_CLK frequency must be within the limits specified
REF_CLK amplitude must be stable.
A simple 3.3V CMOS crystal oscillator can be used for
REF_CLK.
Power Supply Sequencing
The 3.3V supply must be higher than the 1.8V supply at all
times, including during power-up and power-down. To meet
FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg) = 0]
HSYNC
VSYNC
DATAEN
PCLK_OUT
RGB[A:C][7:0]
1/fOUT
TODC
TOR
TDV
TOF
VALID DATA
DATA HELD AT PREVIOUS VALUE
VALID DATA
TDV
VIDEO_TX = 0
ISL34340
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C15E75BG | CONVERTER MOD DC/DC 15V 75W |
| VI-B5N-EY-F3 | CONVERTER MOD DC/DC 18.5V 50W |
| ISC1812EBR33K | INDUCTOR WW 330NH 10% 1812 |
| A3DKA-2636G | IDC CABLE-AKR26A/ AE26G / APK26A |
| VI-BTM-EY-F2 | CONVERTER MOD DC/DC 10V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL34341 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:WSVGA 24-Bit Long-Reach Video SERDES with Bi-directional Side-Channel |
| ISL34341INZ | 功能描述:串行器/解串器 - Serdes ISL34341INZ WSVGA 24-BIT LNG-REACH VID RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| ISL34341INZ-T13 | 功能描述:串行器/解串器 - Serdes ISL34341INZ DISPLAY SERDES W/MSTR MD OP RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| ISL34341KIT1Z | 功能描述:EVAL KIT FOR ISL34341 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL3485EFBZ | 功能描述:TXRX ESD 5V RS-485/422 8-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。