- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8929 > ISL3036EIRZ-T7A (Intersil)IC LOGIC TRANSLATOR PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL3036EIRZ-T7A |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LOGIC TRANSLATOR |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 邏輯功能： | 變換器，雙向 |
| 位數(shù)： | 4 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 數(shù)據(jù)速率： | 100Mbps |
| 通道數(shù)： | 4 |
| 輸出/通道數(shù)目： | 1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 電源電壓： | 2.2 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 14-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 14-QFN |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | ISL3036EIRZ-T7ADKR |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
10
FN6492.0
March 31, 2009
Best-in-Class ESD Protection
All pins on these devices include class 3 (>12kV) Human
Body Model (HBM) ESD protection structures, but the input
and I/O pins incorporate advanced structures allowing
them to survive ESD events in excess of ±15kV HBM and
±15kV to IEC61000-4-2. The I/OVCC pins are particularly
vulnerable to ESD damage because they typically connect
to an exposed port on the exterior of the finished product.
Simply touching the port pins, or connecting a memory
card, can cause an ESD event that might destroy
unprotected ICs. These new ESD structures protect the
device whether or not it is powered up and without
degrading the level shifting performance. This built-in ESD
protection eliminates the need for board level protection
structures (e.g., transient suppression diodes) and the
associated, undesirable capacitive load they present. To
ensure the full benefit of the built-in ESD protection,
connect the IC’s GND pin directly to a low impedance GND
plane.
IEC61000-4-2 Testing
The IEC61000 test method applies to finished equipment,
rather than to an individual IC. Therefore, the pins most likely
to suffer an ESD event are those that are exposed to the
outside world (typically I/OVCC pins in memory card
applications) but the ISL3034E, ISL3035E, and ISL3036E
feature IEC61000 ESD protection on all logic and I/O pins
(both I/OVL and I/OVCC, as well as CLK pins). Unlike HBM
and MM methods which only test each pin-to-pin
combination without applying power, IEC61000 testing is
also performed with the IC in its typical application
configuration (power applied). The IEC61000 standard’s
lower current limiting resistor coupled with the larger charge
storage capacitor yields a test that is much more severe than
the HBM test. The extra ESD protection built into these
devices’ pins allows the design of equipment meeting level 4
criteria without the need for additional board level protection.
AIR-GAP DISCHARGE TEST METHOD
For this test method, a charged probe tip moves toward the
IC pin until the voltage arcs to it. The current waveform
delivered to the IC pin depends on approach speed,
humidity, temperature, etc., so it is difficult to obtain
repeatable results. All the EN, CLK, and I/O pins withstand
±15kV air-gap discharges, relative to GND.
CONTACT DISCHARGE TEST METHOD
During the contact discharge test, the probe contacts the
tested pin before the probe tip is energized, thereby
eliminating the variables associated with the air-gap
discharge. The result is a more repeatable and predictable
test, but equipment limits prevent testing devices at voltages
higher than ±9kV. Devices in this family survive ±9kV contact
discharges (relative to the GND pin) on the EN, CLK, and I/O
pins.
Layout and Decoupling Considerations
These level translators’ high data rates and fast signal
transitions require that the accelerators have high transient
currents. Thus, short, low inductance supply traces and
decoupling within 1/8th inch of the IC are imperative with
very low impedance GND return paths.
Typical Performance Curves
VCC = 3.3V, VL = 1.8V, CL = 15pF, RSOURCE = 150Ω, Data Rate = 100Mbps, push-pull driver,
TA = +25°C; Unless Otherwise Specified.
FIGURE 7. VL SUPPLY CURRENT vs VCC SUPPLY VOLTAGE
FIGURE 8. VL SUPPLY CURRENT vs VL SUPPLY VOLTAGE
VCC SUPPLY VOLTAGE (V)
V
L
SUP
P
LY
CURRENT
(m
A)
0
0.5
1.0
1.5
2.0
2.5
2.2
2.4
2.6
2.8
3.0
3.2
3.4
3.6
VL = 1.8V
SWITCHING 6 I/OVL INPUTS
SWITCHING 1 I/OVL INPUT
SWITCHING 4 I/OVL INPUTS
VL SUPPLY VOLTAGE (V)
V
L
S
U
PPL
Y
CU
RRE
N
T
(m
A
)
0
5
10
15
20
25
1.3
1.5
1.7
1.9
2.1
2.3
2.5
2.7
2.9
3.1
VCC = 3.6V
SWITCHING 6 I/OVCC INPUTS
3.2
SWITCHING 4 I/OVCC INPUTS
SWITCHING 1 I/OVCC INPUT
ISL3034E, ISL3035E, ISL3036E
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5104EEE+ | IC DAC 12BIT DUAL SER 16-QSOP |
| DS1099U-CC+T | IC ECONOSCILLATOR DUAL 8USOP |
| MS3450LS24-10P | CONN RCPT 7POS WALL MNT W/PINS |
| DS1099U-BC+T | IC ECONOSCILLATOR DUAL 8USOP |
| MAX5721EUA+ | IC DAC 10BIT DUAL LP SER 8-UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL3036EIRZ-TK | 功能描述:IC LEVEL TRANSLATOR 4CH 14-TQFN RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無(wú)/無(wú) 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
| ISL3084 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5GHz VCO |
| ISL3084IR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5GHz VCO |
| ISL3084IR-TK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5GHz VCO |
| ISL3092 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11GHz VCO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。