
ISL28118, ISL28218
24
FN7532.4
March 5, 2013
About Intersil
Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management
semiconductors. The company's products address some of the fastest growing markets within the industrial and infrastructure,
personal computing and high-end consumer markets. For more information about Intersil or to find out how to become a member of
For a complete listing of Applications, Related Documentation and Related Parts, please see the respective product information page.
Also, please check the product information page to ensure that you have the most updated datasheet:
ISL28118, ISL28218.Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest Rev.
DATE
REVISION
CHANGE
1/24/2013 FN7532.4 Added ISL28218 MSOP specifications, and removed references to ISL28118 and ISL28218 TDFN options.
page 1: Removed 鈥�8 Ld TDFN鈥� from last paragraph of description.
page 2: Removed TDFN 鈥淧in Configurations鈥�, and TDFN columns and the 鈥淧AD鈥� row from 鈥淧in Descr鈥� table.
Moved Ordering Information table from pg 3 to page 2. Removed 鈥淐oming Soon鈥� from ISL28218FUZ and added 鈥淣ote
1鈥�reference, and deleted 2 TDFN offerings in 鈥淥rdering Info鈥� table.
page 3: Removed TDFN entries from 鈥淭hermal Resistance鈥� section, and removed notes 5 and 6.
Added delta Vos MSOP row, with limits of 卤390A, and added 鈥淚SL28218鈥� to the CMRR MSOP entry.
page 4: added 鈥淚SL28218鈥� to the existing AVOL MSOP entry.
page 5: added new +25掳C 28218 MSOP row with 107dB min limit, and added 鈥淚SL28218 MSOP鈥� to the existing ISL28118
MSOP full temp row for PSRR.
page 5: added 鈥淚SL28218鈥� to the existing CMRR SOIC and MSOP rows, and deleted the 鈥淚SL28218鈥� rows.
page 5: added 鈥淚SL28218 MSOP鈥� to the existing ISL28118 MSOP rows for AVOL.
page 7: added 鈥�+25掳C鈥� to 鈥渄efault conditions鈥� info at top of page.
Moved 鈥渟ales Info鈥� from p25 to p23.
Removed TDFN package outline drawing.
8/31/2011 FN7532.3 Page 7: Electrical Spec Table for Supply Current/Amplifier
Change from: 1.4A Full Temp Max
Change to: 1.4mA Full Temp Max
Page 28: Updated POD M8.118 to current revision. Corrected lead width dimension in side view 1 from "0.25 - 0.036" to "0.25 - 0.36".
5/9/2011 FN7532.2 Page 2: Added NC pin to Pin Descriptions table.
Page 3: Added ISL28218EVAL1Z evaluation board to the Ordering Information table.
Page 12: Added new Output Overhead Voltage plots (Figs. 31,32)
Pages 19 through 24: Added SPICE model schematic, netlist, description and Figs. 66 through 80.
11/12/10 FN7532.1 On
page 1: Features Section, added Low input offset voltage and superb offset voltage temperature drift for ISL28118.
Updated Intersil trademark statement (bottom of page)
On
page 2: Removed 鈥渃oming soon鈥� from ISL28118FBZ. Updated tape & reel note.
On
page 3: Change ISL28118 Theta JA value from 158 to 165. Added ISL28118 min/max specs to VOS (input offset voltage),
TCVOS and min specs to CMRR.
On
page 4: Added AVOL MIN spec for ISL28118 in dB. Changed existing AVOL spec from V/mV to dB. Added VOL max spec for
ISL28118, IS Typ and Max spec for ISL28118. Changed TS from 18s to 8.5s.
On
page 5: Added Min Max VOS spec, TCVOS spec for ISL28118. Changed AVOL specs from V/mV to dB.
On
page 6: Changed Slew Rate TYP from 卤1.2V/s to 卤1V/s. Added for TS TYP spec = 4s. Changed min/max note
6 to
鈥淐ompliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.鈥� Added
Figs
3 &
4 for ISL28118. Figures
5 &
6 moved to
page 7.On
page 9, in Figure
19, changed VS from 卤5V to 卤15V
On
page 13: Figure
41 changed VS from 卤18V to 卤5V, Figure
42 added RL = 2k, Figure
43 added RL = 10k and corrected
"HD+N" to "THD+N"
On
page 16, Figure
58 and
59, graph upper left corner changed VS = 卤5V to VS = 卤15V
9/16/10
FN7532.0 Initial Release