- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗5583 > ISL28118FBZ-T13 (Intersil)IC OPAMP PREC R-R 4MHZ LP 8SOIC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | ISL28118FBZ-T13 |
| 寤犲晢锛� | Intersil |
| 鏂囦欢闋佹暩(sh霉)锛� | 11/26闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC OPAMP PREC R-R 4MHZ LP 8SOIC |
| 鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 | Solutions for Industrial Control Applications |
| 妯欐簴鍖呰锛� | 2,500 |
| 鏀惧ぇ鍣ㄩ鍨嬶細 | 閫氱敤 |
| 闆昏矾鏁�(sh霉)锛� | 1 |
| 杓稿嚭椤炲瀷锛� | 婊挎摵骞� |
| 杞夋彌閫熺巼锛� | 1.2 V/µs |
| 澧炵泭甯跺绌嶏細 | 4MHz |
| 闆绘祦 - 杓稿叆鍋忓锛� | 230nA |
| 闆诲 - 杓稿叆鍋忕Щ锛� | 25µV |
| 闆绘祦 - 闆绘簮锛� | 850µA |
| 闆绘祦 - 杓稿嚭 / 閫氶亾锛� | 28mA |
| 闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� | 3 V ~ 40 V锛�-1.2 V/+1.8 V ~ ±20 V |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-SOIC锛�0.154"锛�3.90mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-SOIC |
| 鍖呰锛� | 甯跺嵎 (TR) |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�鐣跺墠绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�
IS
L2
8
1
18
,I
S
L2
8
2
18
19
FN
753
2.4
M
ar
ch
5,
20
1
3
FIGURE 64. SPICE SCHEMATIC
Vout
V--
V++
Common Mode
Gain Stage
with Zero
Correction Current Sources
Output Stage
Input Stage
1st Gain Stage
Mid Supply ref V
2nd Gain Stage
19
27
VOUT
5
14
23
Vmid
V--
V++
V--
6
12
17
V+
Vg
16
11
Vin-
Vin+
8
V--
4
3
10
7
9
22
21
24
18
Vcm
Vc
25
1
13
26
V-
2
15
20
V--
0
Q6
PNP_input
Q6
+
-
G4
+
-
G4
DY
D12
DY
D12
-+
+ -
En
GAIN = 0.3
-+
+ -
En
GAIN = 0.3
R16
80
+ -
G13
GAIN = 12.5e-3
-
R13
795.7981
L1
3.18319E-09
-+
+
- -
+
-
GAIN = 0.5
+
-
G6
GAIN = 1
-
G6
C4
10e-12
C4
10e-12
L3
3.18319E-09
L3
3.18319E-09
D1DBREAK
Q8
PNP_LATERAL
Q8
DX
D5
DX
D5
C3
10e-12
C3
10e-12
I3
54E-6
I3
CinDif
1.33E-12
IOS
4e-9
IOS
+
-
GAIN = 1
+
-
Q9
PNP_LATERAL
Q9
PNP_LATERAL
R18
750
R18
750
R1
5e11
ISY
2.5E-3
ISY
R9
1e-3
R6
1
V1
-0.91
V1
DN
D14
DN
D14
+
-
G8
GAIN = 1
-
G8
-+
+
-
E3
GAIN = 1
-+
-
V5
-0.4
V5
-0.4
+
-
G12
GAIN = 12.5e-3
+
-
GAIN = 12.5e-3
I2
54E-6
I2
I1
80e-6
I1
DX
D4
DX
D4
795.7981
Cin2
4.02e-12
V4
-0.96
V4
Cin1
4.02e-12
DY
D9
DY
D9
V6
-0.4
V6
DX
D6
DX
D6
DX
D7
DX
D7
-
G2
G
GAIN = 0.65897
-
G2
G
GAIN = 0.65897
+
-
G9
GAIN = 1.2566e-3
+
-
80
V7
0.1
R2
5e11
R10
1e-3
+
-
GAIN = 1.69138e-3
+
-
C2
6.6667E-11
C2
6.6667E-11
V3
-0.91
V3
DN
D13
DN
D13
V2
-0.96
V2
R5
1
+
-
G14
GAIN = 12.5e-3
-
L2
3.18319E-09
+
-
G11
GAIN = 12.5e-3
+
-
+
-
G5
GAIN = 1
+
-
L4
3.18319E-09
L4
3.18319E-09
R7
3.7304227e9
DX
D10
DX
D10
R12
1e-3
R12
DX
D3
DX
D3
DX
D8
DX
D8
DX
D11
DX
D11
C1
6.6667E-11
C1
6.6667E-11
D2 DBREAK
R17
750
R17
750
+
-
G10
GAIN = 1.2566e-3
+
-
G10
Q7
PNP_input
Q7
R3
1k
R3
+
-
G1
GAIN = 0.65897
-
G1
GAIN = 0.65897
-+
+
-
EOS
GAIN = 1
-+
+
-
EOS
V8
0.1
R4
1k
R4
R11
1e-3
R11
1e-3
-+
+
-
E2
GAIN = 1
-+
+
-
E2
3.7304227e9
R14
GAIN = 1.69138e-3
R15
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| 77311-819-36LF | CONN HEADER 36POS VERT .100 15AU |
| 76383-416LF | CONN HEADER 32PS .100 DL R/A TIN |
| ISL28276IAZ-T7 | IC OPAMP DUAL RRIO PREC 16-QSOP |
| 3433-2202 | CONN HEADER 50PS STR SHORT LA |
| TSW-120-15-G-D | CONN HEADER 40POS .100" DBL |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ISL28118FBZ-T7 | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28118FBZ 40V LW NOIS R-R OT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28118FBZ-T7A | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28118FBZ 40V LW NOIS R-R OT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28118FRTZ | 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:40V Precision Single Supply Rail-to-Rail Output Low Power Operational Amplifiers |
| ISL28118FUZ | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28118FUZ 40V LW NOIS R-R OT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28118FUZ-T13 | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28118FUZ 40V LW NOIS R-R OT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
