20 November 30, 2012 FN6632.10 In applications where one or both amplifier input terminals are at risk of exposure" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ISL28117FBZ-T7
寤犲晢锛� Intersil
鏂囦欢闋佹暩(sh霉)锛� 13/34闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC OPAMP GP 1.5MHZ LP 8SOIC
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Solutions for Industrial Control Applications
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
鏀惧ぇ鍣ㄩ鍨嬶細 閫氱敤
闆昏矾鏁�(sh霉)锛� 1
杞�(zhu菐n)鎻涢€熺巼锛� 0.5 V/µs
澧炵泭甯跺绌嶏細 1.5MHz
闆绘祦 - 杓稿叆鍋忓锛� 80pA
闆诲 - 杓稿叆鍋忕Щ锛� 4µV
闆绘祦 - 闆绘簮锛� 440µA
闆绘祦 - 杓稿嚭 / 閫氶亾锛� 43mA
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 4.5 V ~ 40 V锛�±2.25 V ~ 20 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-SOIC
鍖呰锛� 甯跺嵎 (TR)
ISL28117, ISL28217, ISL28417
20
November 30, 2012
FN6632.10
In applications where one or both amplifier input terminals are at
risk of exposure to high voltages beyond the power supply rails,
current limiting resistors may be needed at the input terminal to
limit the current through the power supply ESD diodes to
20mA max.
Output Current Limiting
The output current is internally limited to approximately 卤45mA
at +25掳C and can withstand a short circuit to either rail as long
as the power dissipation limits are not exceeded. This applies to
only 1 amplifier at a time for the dual op amp. Continuous
operation under these conditions may degrade long term
reliability. Figures 27 and 28 show the current limit variation with
temperature.
Output Phase Reversal
Output phase reversal is a change of polarity in the amplifier
transfer function when the input voltage exceeds the supply
voltage. The ISL28117, ISL28217 and ISL28417 are immune to
output phase reversal, even when the input voltage is 1V beyond
the supplies.
Unused Channels
The ISL28217 is a dual op-amp. If the application only requires
one channel, the user must configure the unused channel to
prevent it from oscillating. The unused channel oscillates if the
input and output pins are floating. This results in higher than
expected supply currents and possible noise injection into the
channel being used. The proper way to prevent this oscillation is
to short the output to the inverting input and ground the positive
input, as shown in Figure 55.
Power Dissipation
It is possible to exceed the +150掳C maximum junction
temperatures under certain load and power supply conditions. It
is therefore important to calculate the maximum junction
temperature (TJMAX) for all applications to determine if power
supply voltages, load conditions, or package type need to be
modified to remain in the safe operating area. These parameters
are related using Equation 1:
where:
PDMAXTOTAL is the sum of the maximum power dissipation of
each amplifier in the package (PDMAX)
PDMAX for each amplifier can be calculated using Equation 2:
where:
TMAX = Maximum ambient temperature
JA = Thermal resistance of the package
PDMAX = Maximum power dissipation of 1 amplifier
VS = Total supply voltage
IqMAX = Maximum quiescent supply current of 1 amplifier
VOUTMAX = Maximum output voltage swing of the application
ISL28117, ISL28217 and ISL28417 SPICE
Model
Figure 56 shows the SPICE model schematic and Figure 57
shows the net list for the ISL28117, ISL28217 and ISL28417
SPICE model for a Grade 鈥淏鈥� part. The model is a simplified
version of the actual device and simulates important AC and DC
parameters. AC parameters incorporated into the model are: 1/f
and flatband noise, Slew Rate, CMRR, Gain and Phase. The DC
parameters are VOS, IOS, total supply current and output voltage
swing. The model uses typical parameters given in the 鈥淓lectrical
Specifications鈥� Table beginning on page 6. The AVOL is adjusted
for 155dB with the dominate pole at 0.02Hz. The CMRR is set
(210dB, fcm = 10Hz). The input stage models the actual device to
present an accurate AC representation. The model is configured
for ambient temperature of +25掳C.
Figures 58 through 68 show the characterization vs simulation
results for the Noise Voltage, Closed Loop Gain vs Frequency,
Closed Loop Gain vs RL, Large Signal Step Response, Open Loop
Gain Phase and Simulated CMRR vs Frequency.
FIGURE 55. PREVENTING OSCILLATIONS IN UNUSED CHANNELS
-
+
TJMAX
TMAX JAxPDMAXTOTAL
+
=
(EQ. 1)
PDMAX
VS IqMAX VS
(
- VOUTMAX)
VOUTMAX
RL
------------------------
+
=
(EQ. 2)
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
0324005.HXP FUSE CERM 250V FAST AXL 3AB 5A
63854-2 CONN RCPT STRGHT 18-14AWG TIN
XC5C-6422 CONNECTOR 64POS RT-ANGL TERM DIN
CSRN2010FK75L0 RES .075 OHM 1W 1% 2010 SMD
SMBJ78A TVS UNIDIRECT 600W 78V SMB
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ISL28117FBZ-T7A 鍔熻兘鎻忚堪:閬�(y霉n)绠楁斁澶у櫒 - 閬�(y霉n)鏀� ISL28117FBZ SNG PREC MICROPWR OPERTNL RoHS:鍚� 鍒堕€犲晢:STMicroelectronics 閫氶亾鏁�(sh霉)閲�:4 鍏辨ā鎶戝埗姣旓紙鏈€灏忓€硷級:63 dB 杓稿叆瑁�(b菙)鍎熼浕澹�:1 mV 杓稿叆鍋忔祦锛堟渶澶у€硷級:10 pA 宸ヤ綔闆绘簮闆诲:2.7 V to 5.5 V 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-16 杞�(zhu菐n)鎻涢€熷害:0.89 V/us 闂�(gu膩n)闁�:No 杓稿嚭闆绘祦:55 mA 鏈€澶у伐浣滄韩搴�:+ 125 C 灏佽:Reel
ISL28117FRTBZ 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28117FRTBZFREE SI NGLE PRCSN MIPR OPR RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V
ISL28117FRTBZ-T13 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28117FRTBZ SINGLE PRCSN MIPR OPR RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V
ISL28117FRTBZ-T7 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28117FRTBZ SINGLE PRCSN MIPR OPR RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V
ISL28117FRTBZ-T7A 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28117FRTBZ SINGLE PRCSN MIPR OPR RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V