- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗5582 > ISL28108FBZ (Intersil)IC OPAMP GP RR 1.2MHZ 8SOIC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | ISL28108FBZ |
| 寤犲晢锛� | Intersil |
| 鏂囦欢闋佹暩(sh霉)锛� | 16/34闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC OPAMP GP RR 1.2MHZ 8SOIC |
| 妯欐簴鍖呰锛� | 980 |
| 鏀惧ぇ鍣ㄩ鍨嬶細 | 閫氱敤 |
| 闆昏矾鏁�(sh霉)锛� | 1 |
| 杓稿嚭椤炲瀷锛� | 婊挎摵骞� |
| 杞�(zhu菐n)鎻涢€熺巼锛� | 0.45 V/µs |
| 澧炵泭甯跺绌嶏細 | 1.2MHz |
| 闆绘祦 - 杓稿叆鍋忓锛� | 13nA |
| 闆诲 - 杓稿叆鍋忕Щ锛� | 25µV |
| 闆绘祦 - 闆绘簮锛� | 185µA |
| 闆绘祦 - 杓稿嚭 / 閫氶亾锛� | 30mA |
| 闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� | 3 V ~ 40 V锛�±1.5 V ~ 20 V |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-SOIC锛�0.154"锛�3.90mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-SOIC |
| 鍖呰锛� | 绠′欢 |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�鐣跺墠绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�
ISL28
1
08,
ISL28208,
ISL28408
FN
693
5.5
Ma
rc
h4,
2
01
4
Submi
Common Mode
Gain Stage
with Zero
Correction Current Sources
Output Stage
Input Stage
1st Gain Stage
Mid Supply ref V
2nd Gain Stage
Vc
Vmid
13
26
V-
2
15
20
V++
V--
19
27
V++
VOUT
5
14
23
Vmid
V--
V++
V--
6
17
V+
Vg
16
11
Vin+
8
V--
10
7
9
22
21
24
18
Vc
25
1
28
V++
12
Vin-
0
+
-
G1
GAIN = 0.477
-
++
-
EOS
E
GAIN = 1
EOS
E
+
-
G15
GAIN = 314.15e-6
CinDif
1.21e-12
Q8
PNP_LATERAL
Q8
+
-
G8
GAIN = 0.6
C6
10e-12
R11
1e-3
IOS
3e-9
R5
1
DX
D11
R13
3.183e3
R13
C2
2.31e-11
D1DBREAK
R7
7.62e9
DX
D3
V2
-6.76
-
+
-
E4
GAIN = 0.5
+
-
G7
GAIN = 0.6
+
-
G5
GAIN = 0.6
I2
6E-6
C3
10e-12
C3
10e-12
V4
-6.76
DX
D8
+
-
G16
GAIN = 314.15e-6
DY
D12
+
-
G13
GAIN = 12.5e-3
R19
3.183e3
Q9
PNP_LATERAL
Q9
PNP_LATERAL
+
-
G11
GAIN = 12.5e-3
+
-G2
GAIN = 0.477
+
-
G3
GAIN = 261.74e-6
R4
6250
DX
D10
DN D14
R15
80
R8
7.62e9
L1
1.59E-08
C5
10e-12
C5
10e-12
V5
-0.4
V5
-0.4
R9
1e-3
DN
D13
V3
-6.74
-
+
-
E3
GAIN = 1
+
-
G9
GAIN = 314.15e-6
L3
1.59E-08
R3
6250
V6
-0.4
V6
Cin2
4.19e-12
DX
D4
+
-
G12
GAIN = 12.5e-3
Q7
PNP_input
Q7
I3
6E-6
+
-G6
GAIN = 0.6
DX
R1
5e11
R14
3.183e3
1e-3
C4
10e-12
C4
10e-12
DX
D7
-
+
+ -
GAIN = 0.3
DY
D9
Q6
PNP_input
R10
1e-3
-
+
-
E2
GAIN = 1
E2
+
-
G4
GAIN = 261.74e-6
1150
I1
12e-6
+
-
G14
GAIN = 12.5e-3
L4
1.59E-08
DX
D5
D2DBREAK
R6
1
L2
1.59E-08
ISY
185e-6
ISY
R16
80
V1
-6.74
R20
3.183e3
+
-
G10
GAIN = 314.15e-6
C1
2.31e-11
R2
V7
0.1
Cin1
4.19e-12
FIGURE 67. SPICE MODEL SCHEMATIC
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| 77315-101-36LF | BERGSTIK |
| 77315-101-36 | HDR RA SR .100 DP |
| 218458096001025 | CONNECTOR RECEPT 96POS STR |
| 77317-404-72LF | CONN HEADER .100 2ROW R/A 72POS |
| 961230-5900-AR-PR | CONN HEADER R/A 30POS GOLD SMD |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ISL28108FBZ-T13 | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28108FBZ 40V LW PWR R-R OUT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28108FBZ-T7 | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28108FBZ 40V LW PWR R-R OUT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28108FBZ-T7A | 鍔熻兘鎻忚堪:閬嬬畻鏀惧ぇ鍣� - 閬嬫斁 ISL28108FBZ 40V LW PWR RAIL-RAIL OUT RoHS:鍚� 鍒堕€犲晢:STMicroelectronics 閫氶亾鏁�(sh霉)閲�:4 鍏辨ā鎶戝埗姣旓紙鏈€灏忓€硷級:63 dB 杓稿叆瑁滃劅闆诲:1 mV 杓稿叆鍋忔祦锛堟渶澶у€硷級:10 pA 宸ヤ綔闆绘簮闆诲:2.7 V to 5.5 V 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:QFN-16 杞�(zhu菐n)鎻涢€熷害:0.89 V/us 闂滈枆:No 杓稿嚭闆绘祦:55 mA 鏈€澶у伐浣滄韩搴�:+ 125 C 灏佽:Reel |
| ISL28108FRTZ | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28108FRTZ 40V LW PWR R-R OUT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
| ISL28108FRTZ-T13 | 鍔熻兘鎻忚堪:鏀惧ぇ鍣� IC 闁嬬櫦(f膩)宸ュ叿 ISL28108FRTZ 40V LW PWR R-R OUT SNGL SUP RoHS:鍚� 鍒堕€犲晢:International Rectifier 鐢�(ch菐n)鍝�:Demonstration Boards 椤炲瀷:Power Amplifiers 宸ュ叿鐢ㄤ簬瑭曚及:IR4302 宸ヤ綔闆绘簮闆诲:13 V to 23 V |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
