- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2000 > ISL12008IB8Z (Intersil)IC RTC I2C LO-POWER 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL12008IB8Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/19頁 |
| 文件大小： | 0K |
| 描述： | IC RTC I2C LO-POWER 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 980 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年 |
| 時(shí)間格式： | HH:MM:SS:hh（24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
12
FN6690.1
September 26, 2008
is also used as the OF bit for M41T00S compatibility, and the
two OF bits are interchangable.
Analog Trimming Register (ATR) [Address 0Ah]
ANALOG TRIMMING REGISTER (ATR<5:0>)
Six analog trimming bits, ATR0 to ATR5, are provided in
order to adjust the on-chip load capacitance value for
frequency compensation of the RTC. Each bit has a different
weight for capacitance adjustment. For example, using a
Citizen CFS-206 crystal with different ATR bit combinations
provides an estimated ppm adjustment range from -34ppm
to +80ppm to the nominal frequency compensation. The
combination of analog and digital trimming can give up to
-97.0695ppm to +206.139ppm of total adjustment.
The effective on-chip series load capacitance, CLOAD,
ranges from 9pF to 40.5pF with a mid-scale value of 12.5pF
(default). CLOAD is changed via two digitally controlled
capacitors, CX1 and CX2, connected from the X1 and X2
given in Equation 1:
The effective series load capacitance is the combination of
where b5 is ATR5 bit, b4 is ATR4 bit, b3 is ATR3 bit, b2 is
ATR1 bit, and b0 is ATR0 bit.
For example, CLOAD(ATR = 000000b [0d]) = 12.5pF, CLOAD
(ATR = 100000b [32d]) = 4.5pF and CLOAD (ATR = 011111b
[31d]) = 20.25pF. The entire range for the series combination
of load capacitance goes from 4.5pF to 20.25pF in 0.25pF
steps. Note that these are typical values.
BATTERY MODE ATR SELECTION (BMATR <1:0>)
Since the accuracy of the crystal oscillator is dependent on
the VDD/VBAT operation, the ISL12008 provides the
capability to adjust the capacitance between VDD and VBAT
when the device switches between power sources.
Digital Trimming Register (DTR) [Address 07h]
DIGITAL TRIMMING REGISTER (DTR<5:0>)
Six digital trimming bits, DTR0 to DTR5, are provided to
adjust the average number of counts per second and
average the ppm error to achieve better accuracy.
DTR5 is a sign bit. DTR5 = “0” means frequency
compensation is < 0. DTR5 = “1” means frequency
compensation is > 0.
DTR<4:0> are scale bits. With DTR5 = “0”, DTR<4:0>
gives -2.0345ppm adjustment per step. With DTR5 = “1”,
DTR<4:0> gives +4.0690ppm adjustment per step.
A range from -63.0696ppm to +126.139ppm can be
represented by using these 3 bits.
For example, with DTR = 11111, the digital adjustment is
(1111b[15d]*4.0690) = +126.139ppm. With DTR = 01111, the
digital adjustment is (-(1111b[15d]*2.0345)) = -63.0696ppm.
512HZ FREQUENCY OUTPUT ENABLE BIT (FT)
This bit enables/disables the 512Hz frequency output on the
FT/OUT pin. When the FT is set to “1”, the FT/OUT pin
outputs the 512Hz frequency, regardless of the Digital Output
selection bit (OUT). The 512Hz frequency output is used for
crystal compensation with ATR and DTR registers. When the
FT is set to “0”, the 512Hz frequency is disabled and the
function of FT/OUT pin is selected by the Digital Output
selection bit (OUT). The FT bit is set to “0” on power-up. The
FT/OUT pin is an open drain output requires the use of a
pull-up resistor.
TABLE 5. ANALOG TRIMMING REGISTER (ATR)
ADDR
7
6
543210
0Ah
BMATR1 BMATR0 ATR5 ATR4 ATR3 ATR2 ATR1 ATR0
Default
0
000000
FIGURE 9. DIAGRAM OF ATR
CX1
X1
X2
CRYSTAL
OSCILLATOR
CX2
C
X
16
b5
8
b4
4 b3
2 b2
1 b1
0.5 b0
9
+
+
+
+
+
+
()pF
=
(EQ. 1)
C
LOAD
1
C
X1
-----------
1
C
X2
-----------
+
-----------------------------------
=
C
LOAD
16 b5
8 b4
4 b3
2 b2
1 b1
0.5 b
09
+
+
+
+
+
+
2
------------------------------------------------------------------------------------------------------------------------------
pF
=
(EQ. 2)
BMATR1
BMATR0
DELTA
CAPACITANCE
(CBAT TO CVDD)
0
0pF
0
1
-0.5pF (
≈ +2ppm)
1
0
+0.5pF (
≈ -2ppm)
1
+1pF (
≈ -4ppm)
TABLE 6. DIGITAL TRIMMING REGISTER (DTR)
ADDR
7
6
543210
07h
OUT
FT
DTR5 DTR4 DTR3 DTR2 DTR1 DTR0
Default
0
000000
ISL12008
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL12020MIRZ-T7A | IC RTC/CALENDAR TEMP SNSR 20DFN |
| ISL12022IBZ-T7A | IC RTC/CALENDAR TEMP SNSR 8SOIC |
| ISL12022MAIBZ | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZ-T7A | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZR5421 | IC RTC/CALENDAR TEMP SNSR 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12008IB8Z-T | 功能描述:實(shí)時(shí)時(shí)鐘 LW PWR RTC W/RESEAL 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12020 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020CBZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL12020IBZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。