- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384512 > IS82C52 (INTERSIL CORP) CMOS Serial Controller Interface PDF資料下載
參數(shù)資料
| 型號： | IS82C52 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS Serial Controller Interface |
| 中文描述： | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 15/19頁 |
| 文件大?。?/td> | 255K |
| 代理商： | IS82C52 |
5-15
FIGURE 18. TRANSMIT TIMING
NOTES:
1. TBRE bit D6 in USR is updated each time TBRE changes state.
2. A.
With TR initially empty, TCLTH(TBRE) occurs from the 4th falling edge of CO(BRG) after WR goes high.
B. With TR initially full, TCLTH(TBRE) occurs from the trailing edge of the 15th CO(BRG) in the last Stop bit provided WR went high by
the trailing edge of the 12th CO(BRG) in the last Stop bit.
3. A.
With TR (Transmitter Register) initially empty, TDTX occurs from the 5th falling edge of CO(BRG) after WR goes high.
B. With TR initially full, TDTX occurs from the trailing edge of the 16th CO(BRG) in the last Stop bit provided WR went high by the trailing
edge of the 12th CO(BRG) in the last Stop bit.
4. TCTHX is time before end of last Stop bit by which CTS must be inactive (high) to prevent transmission of the character waiting in TBR.
5. With CTS high (disable transmit) and TBR full, TCLTH(TBRE) occurs from the 4th falling edge of CO(BRG) after CTS goes low.
6. With CTS high (disable transmit) and TBR full, TDTX occurs from the 5th falling edge of CO(BRG) after CTS goes low.
UART Timing Characterization
(Continued)
CO(BRG)
TBRE
SDO
INTR
(19)
TWLTL
(20)
TCLTH
(18)
TDTX
IDLE / START BIT
LAST STOP BIT / IDLE
(21)
TIHF
(23)
TRLIL
RD
WR
CO(BRG)
9/I
10/I
11/I
12/I
13/I
14/I
15/I
16/I
I/1
I/2
I/3
8/I
12
13
14
15
16
11
SDO
TBRE
CTS
1
2
START BIT
(18)
TDTX
(20)
TCLTH
IDLE
DISABLED
LAST STOP BIT
(24)
TCTHX
NOTE 1
NOTE 5
NOTE 6
NOTE 4
NOTE 2
NOTE 3
82C52
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS82C54 | CMOS Programmable Interval Timer |
| IS82C54-10 | CMOS Programmable Interval Timer |
| IS82C54-12 | CMOS Programmable Interval Timer |
| IS82C82 | CMOS Octal Latching Bus Driver |
| IS82C83H | CMOS Octal Latching Inverting Bus Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS82C52/TR100/BAE | 制造商:Intersil Corporation 功能描述:PERIPH UART/BRG 5V 16MHZ 28PLCC IND - Tape and Reel |
| IS82C5296 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IS82C52R2490 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IS82C52Z | 功能描述:UART 接口集成電路 W/ANNEAL PERIPH /BRG 5V 16MHZ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| IS82C52Z96 | 功能描述:UART 接口集成電路 W/ANNEAL PERIPH /BRG 5V 16MHZ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。