參數(shù)資料
型號: IS61LV6464-6TQ
廠商: Electronic Theatre Controls, Inc.
英文描述: 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
中文描述: 64K的× 64 SYNCHRONOU擰管道靜態(tài)RAM
文件頁數(shù): 4/19頁
文件大?。?/td> 129K
代理商: IS61LV6464-6TQ
IS61LV6464
ISSI
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. B
01/15/04
TRUTH TABLE
ADDRESS
USED
OPERATION
CE3
CE2
CE3
CE2
CE
ADSP ADSC
ADV WRITE
OE
CLK
I/O
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Deselected, Power-down
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Write Cycle, Begin Burst
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Write Cycle, Continue Burst
Write Cycle, Continue Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Write Cycle, Suspend Burst
Write Cycle, Suspend Burst
None
None
None
None
None
None
None
None
None
External
External
External
External
External
Next
Next
Next
Next
Next
Next
Current
Current
Current
Current
Current
Current
X
L
X
X
X
L
X
X
X
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
L
X
X
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
H
X
L
L
L
L
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
H
L
L
L
L
L
X
X
X
X
X
X
X
X
X
X
X
X
H
L
L
L
L
L
L
L
L
L
L
L
L
L
X
X
H
H
X
H
X
X
H
H
X
H
X
L
L
L
L
H
H
H
H
L
L
H
H
H
H
H
X
X
H
X
H
H
X
X
H
X
L
X
X
X
X
L
L
L
L
X
X
L
L
L
H
H
H
H
H
H
H
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
L
L
L
L
L
H
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
L
H
H
H
H
H
H
L
L
H
H
H
H
L
L
X
X
X
X
X
X
X
X
X
L
H
X
L
H
L
H
L
H
X
X
L
H
L
H
X
X
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
Dout
High-Z
Din
Dout
High-Z
Dout
High-Z
Dout
High-Z
Din
Din
Dout
High-Z
Dout
High-Z
Din
Din
Notes:
1. All inputs except
OE
must meet setup and hold times for the Low-to-High transition of clock (CLK).
2. Wait states are inserted by suspending burst.
3. X means don't care.
WRITE
=L means any one or more byte write enable signals (
BW
1-
BW
8) and
BWE
are LOW or
GW
is LOW.
WRITE
=H means all byte write enable signals are HIGH.
4. For a Write operation following a Read operation,
OE
must be HIGH before the input data required setup time and held HIGH
throughout the input data hold time.
5.
ADSP
LOW always initiates an internal READ at the Low-to-High edge of clock. A WRITE is performed by setting one or more
byte write enable signals and
BWE
LOW or
GW
LOW for the subsequent L-H edge of clock.
相關(guān)PDF資料
PDF描述
IS82C237-12 CMOS High Performance Programmable DMA Controller
IS82C237 CMOS High Performance Programmable DMA Controller
IS82C59A-12 CMOS Priority Interrupt Controller
IS82C59A CMOS Priority Interrupt Controller
IS82C59A-5 CMOS Priority Interrupt Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS61LV6464-6TQI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Synchronous SRAM
IS61LV6464-7PQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Synchronous SRAM
IS61LV6464-7PQI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Synchronous SRAM
IS61LV6464-7TQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Synchronous SRAM
IS61LV6464-7TQI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Synchronous SRAM