- 您現在的位置：買賣IC網 > PDF目錄377553 > IS45S81600B-7TLA (INTEGRATED SILICON SOLUTION INC) 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM PDF資料下載
參數資料
| 型號： | IS45S81600B-7TLA |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM |
| 中文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | LEAD FREE, PLASTIC, TSOP2-54 |
| 文件頁數： | 1/59頁 |
| 文件大?。?/td> | 593K |
| 代理商： | IS45S81600B-7TLA |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
IS45S81600B
IS45S16800B
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. A
04/14/06
1
Copyright 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any
time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are
advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
ISSI
FEATURES
Clock frequency: 143, 100 MHz
Fully synchronous; all signals referenced to a
positive clock edge
Internal bank for hiding row access/precharge
Power supply
V
DD
IS45S81600B
3.3V
IS45S16800B
3.3V
LVTTL interface
Programmable burst length
– (1, 2, 4, 8, full page)
Programmable burst sequence:
Sequential/Interleave
Auto Refresh (CBR)
Self Refresh with programmable refresh periods
4096 refresh cycles every 64 ms
Random column address every clock cycle
Programmable
CAS
latency (2, 3 clocks)
Burst read/write and burst read/single write
operations capability
Burst termination by burst stop and precharge
command
Automotive Temperature Range
Option A: 0
o
C to +70
o
C
Option A1: -40
o
C to +85
o
C
Lead-free Availability
V
DDQ
3.3V
3.3V
OVERVIEW
ISSI
's 128Mb Synchronous DRAM achieves high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock
input.The 128Mb SDRAM is organized as follows.
16Meg x 8, 8Meg x16
128-MBIT SYNCHRONOUS DRAM
APRIL 2006
KEY TIMING PARAMETERS
Parameter
-7
Unit
Clk Cycle Time
CAS
Latency = 3
CAS
Latency = 2
7
10
ns
ns
Clk Frequency
CAS
Latency = 3
CAS
Latency = 2
143
100
Mhz
Mhz
Access Time from Clock
CAS
Latency = 3
CAS
Latency = 2
5.4
6.5
ns
ns
IS45S81600B
4M x8x4 Banks
IS45S16800B
2M x16x4 Banks
54-pin TSOPII
54-pin TSOPII
相關PDF資料 |
PDF描述 |
|---|---|
| IS45S81600B-7TLA1 | 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM |
| IS45S32200C1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7BLA1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TA1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TLA | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IS45S81600B-7TLA1 | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS45S81600E | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16M x 8, 8M x16 128Mb SYNCHRONOUS DRAM |
| IS45S81600E-6TLA1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16M x 8, 8M x16 128Mb SYNCHRONOUS DRAM |
| IS45S81600E-7CTNA1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16M x 8, 8M x16 128Mb SYNCHRONOUS DRAM |
| IS45S81600E-7CTNA2 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16M x 8, 8M x16 128Mb SYNCHRONOUS DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。