- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2000 > IDTNW6005ASG (IDT, Integrated Device Technology Inc)IC CALLER ID DECODER 20SOIC PDF資料下載
參數(shù)資料
| 型號： | IDTNW6005ASG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 14/20頁 |
| 文件大小： | 0K |
| 描述： | IC CALLER ID DECODER 20SOIC |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 類型： | 來電身份解碼器 |
| 應(yīng)用： | 傳真，調(diào)制解調(diào)器，尋呼機(jī) |
| 電壓 - 電源，模擬： | 2.5 V ~ 3.8 V |
| 電壓 - 電源，數(shù)字： | 2.5 V ~ 3.8 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC |
| 包裝： | 管件 |
3
INDUSTRIAL TEMPERATURE RANGE
NW6005 ENHANCED TYPE II CALLER ID DECODER
Abbreviation Index
CAS
----------------------------------------------------------- CPE Alerting Signal
CDS
---------------------------------------------------------- Caller Display Service
CID
---------------------------------------------------------- Calling Identity Delivery
CIDCW ---------------------------------------------------------- Calling Identity Delivery on Call Waiting
CLIP
---------------------------------------------------------- Calling Line Identity Presentation
CNAM
---------------------------------------------------------
Calling Name Delivery
CND
---------------------------------------------------------
Calling Number Delivery
CNIC
---------------------------------------------------------- Calling Number Identification Circuit
CO
---------------------------------------------------------- Central Office
DT-AS
---------------------------------------------------------- Dual Tone Alert Signal
MEI
---------------------------------------------------------- Multiple Extension Interworking
TE
---------------------------------------------------------- Terminal Equipment
PIN INFORMATION (CONTINUED)
Name
Type
Pin No.
Description
DR/STD
O/NC
11
Data Ready or DT-AS Detection Delayed Steering Output.
This pin is active low. When FSK demodulation is enabled, this pin is the Data Ready output. In FSK interface mode
0, this pin is unused and reads ‘1’. While mode 1, this pin is normally high and goes low for half a bit time at the end
of a word. If DCLK starts during DR low, the first rising edge of the DCLK input will return DR to high. In this way,
reading of the first DATA bit can clear the interrupt requested by a low going DR.
When DT-AS detection is enabled, this pin is the Delayed Steering Output. An active low signal on this output
indicates the detection of a ‘guard time qualified’ DT-AS.
EST
O
12
DT-AS Early Steering Output.
This pin is an active high output to indicate the detection of a raw DT-AS signal. It is used with the ST/GT pin and
external components to time qualify the detection.
ST/GT
I/O
13
DT-AS Detection Steering Input/Guard Time Output.
It’s a CMOS output and an input of voltage comparator. It is used in conjunction with the EST pin and external
components to time qualify a raw DT-AS signal detection.
If the voltage at this pin is greater than the voltage threshold, DR/STD pin is asserted low to indicate that a DT-AS
has been detected. A voltage less than the threshold enable the device to accept a new DT-AS and return the
DR/STD pin to high.
CD
O
14
FSK Carrier Detector.
This is an active low CMOS output signal to indicate the presence of in-band FSK signal.
VCC
-
15
3/5 V Power Supply.
CB1
I
16
Control Bit 1 (Function Select 1).
This pin is used with CB0 and CB2 to select FSK demodulation, Tip/Ring DT-AS detection or Hybrid DT-AS
detection. See Table 1.
When CB0 is high, CB1 and CB2 pins are both low, the device is set into the power down state.
CB2
I
17
Control Bit 2 (Function Select 0).
This pin is used with CB0 and CB1 to select FSK demodulation, Tip/Ring DT-AS detection or Hybrid DT-AS
detection. See Table 1.
When CB0 is high, CB1 and CB2 pins are both low, the device is set into the power down state.
GS2
O
18
Gain Select Output of the gain adjustable Hybrid OP amp.
The hybrid receive signal can be amplified or attenuated at GS2 by adjusting the feedback resistor between GS2
and IN2-. When the CPE is off-hook, DT-AS detection of the GS2 signal should be enabled via the CB1 and CB2
pins.
IN2-
I
19
Inverting Input of the gain adjustable Hybrid OP amp.
IN2+
I
20
Non-inverting Input of the gain adjustable Hybrid OP amp.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTNW6006AS | IC CALLER ID DECODER 20-SOIC |
| IDTSSTE32882HLBBKG | IC REGISTERING CLK DRIVER 176BGA |
| IDTSSTE32882KA1AKG | IC REGISTERING CLK DRIVER 176BGA |
| ISD1750SYR | IC VOICE REC/PLAY 50SEC 28-SOIC |
| ISD5008EYI | IC VOICE REC/PLAY 4-8MIN 28-TSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTNW6006AS | 功能描述:IC CALLER ID DECODER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| IDTP62000NLG | 制造商:Integrated Device Technology Inc 功能描述:IC PWM CTRLR 2/3/4-PHASE 64QFN |
| IDTP62000NLG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PWM CTRLR 2/3/4-PHASE 64QFN |
| IDTP63131-00NDGI | 制造商:Integrated Device Technology Inc 功能描述:IC BUCK CTRLR MULTI-PH 40QFN |
| IDTP63131-00NDGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC BUCK CTRLR MULTI-PH 40QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。