參數(shù)資料
型號: IDT82V2041EPPG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 28/75頁
文件大?。?/td> 0K
描述: IC LIU T1/J1/E1 1CH 44-TQFP
標準包裝: 80
類型: 線路接口裝置(LIU)
規(guī)程: E1
電源電壓: 3.13 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 44-LQFP
供應商設備封裝: 44-TQFP(10x10)
包裝: 托盤
其它名稱: 82V2041EPPG
IDT82V2041E
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
Functional Description
34
December 9, 2005
3.11 MCLK AND TCLK
3.11.1 MASTER CLOCK (MCLK)
MCLK is an independent, free-running reference clock. MCLK is 1.544
MHzforT1/J1applicationsand2.048MHzinE1mode.Thisreferenceclock
is used to generate several internal reference signals:
Timing reference for the integrated clock recovery unit.
Timing reference for the integrated digital jitter attenuator.
Timing reference for microcontroller interface.
Generation of RCLK signal during a loss of signal condition if AIS is
enabled.
Reference clock during Transmit All Ones, All Zeros, PRBS/QRSS
pattern and Inband Loopback code if it is selected as the reference
clock. For ATAO and AIS, MCLK is always used as the reference
clock.
Reference clock during Transmit All Ones (TAO) condition or send-
ing PRBS/QRSS in hardware control mode.
Figure-18 shows the chip operation status in different conditions of
MCLK and TCLK. The missing of MCLK will set the TTIP/TRING to high
impedance state.
3.11.2 TRANSMIT CLOCK (TCLK)
TCLK is used to sample the transmit data on TD/TDP and TDN. The
active edge of TCLK can be selected by the TCLK_SEL bit (TCF0, 05H).
During Transmit All Ones, PRBS/QRSS patterns or Inband Loopback
Code, either TCLK or MCLK can be used as the reference clock. This is
selected by the PATT_CLK bit (MAINT0, 0DH).
But for Automatic Transmit All Ones and AIS, only MCLK is used as the
reference clock and the PATT_CLK bit is ignored. In Automatic Transmit
All Ones condition, the ATAO bit (MAINT0, 0DH) is set to ‘1’. In AIS condi-
tion, the AISE bit (MAINT0, 0DH) is set to ‘1’.
If TCLK has been missing for more than 70 MCLK cycles, TCLK_LOS
bit (STAT0, 17H) will be set, and the TTIP/TRING will become high imped-
anceifthechipisnotusedforremoteloopbackorisnotusingMCLKtotrans-
mit internal patterns (TAOS, All Zeros, PRBS and in-band loopback code).
WhenTCLKisdetectedagain,TCLK_LOSbit(STAT0,17H)willbecleared.
The reference frequency to detect a TCLK loss is derived from MCLK.
Figure-18 TCLK Operation Flowchart
transmitter high impedance
yes
MCLK=H/L?
normal operation
Clocked
TCLK status?
L/H
clocked
generate transmit clock loss
interrupt if not masked in
software control mode;
transmitter high impedance
相關PDF資料
PDF描述
IDT82V2042EPFG IC LIU T1/J1/E1 2CH SHORT 80TQFP
IDT82V2044EPFG IC LIU T1/E1 QUAD SHORT 128-TQFP
IDT82V2048DAG IC LIU T1/E1 8CH SHORT 144-TQFP
IDT82V2048EDR IC LIU T1/E1 8CH SHORT 208-TQFP
IDT82V2048LBBG IC LIU T1/E1 8CH SHORT 160-BGA
相關代理商/技術參數(shù)
參數(shù)描述
IDT82V2041EPPG8 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82V2042EPF 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82V2042EPF8 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82V2042EPFG 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82V2042EPFG8 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)