- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9717 > IDT74SSTUBH32865ABKG (IDT, Integrated Device Technology Inc)IC BUFFER 28BIT 1:2 REG 160-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT74SSTUBH32865ABKG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 12/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 28BIT 1:2 REG 160-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 邏輯類型： | 1:2 寄存緩沖器，帶奇偶位 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 28 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 160-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 160-CABGA（9x13） |
| 包裝： | 托盤 |
| 其它名稱： | 74SSTUBH32865ABKG |
IDT74SSTUBH32865A
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
4
IDT74SSTUBH32865A
7103/10
Ball Assignment
Signal Group
Signal Name
Type
Description
Ungated Inputs
DCKE0, DCKE1,
DODT0, DODT1
SSTL_18
DRAM function pins not associated with Chip Select.
Chip Select Gated
Inputs
D0 ... D21
SSTL_18
DRAM inputs, re-driven only when Chip Select is
LOW.
Chip Select Inputs
DCS0, DCS1
SSTL_18
DRAM Chip Select signals. These pins initiate DRAM
address/command decodes, and as such at least one
will be low when a valid address/command is present.
The register can be programmed to re-drive all
D-inputs only (CSGateEN high) when at least one
Chip Select input is LOW.
Re-Driven
Q0A...Q21A,
Q0B...Q21B,
QCSnA,B
QCKEnA,B,
QODTnA,B
SSTL_18
Outputs of the register, valid after the specified clock
count outputs and immediately following a rising edge
of the clock.
Parity Input
PARIN
SSTL_18
Input parity is received on pin PARIN and should
maintain odd parity across the D0...D21 inputs, at the
rising edge of the clock.
Parity Error
PTYERR
Open Drain
When LOW, this output indicates that a parity error
was output identified associated with the address
and/or command inputs. PTYERR will be active for
two clock cycles, and delayed by an additional clock
cycle for compatibility with final parity out timing on
the industry-standard DDR-II register with parity (in
JEDEC definition).
Program Inputs
CSGateEN
1.8V LVCMOS
Chip Select Gate Enable. When HIGH, the D0..D21
inputs will be latched only when at least one Chip
Select input is LOW during the rising edge of the
clock. When LOW, the D0...D21 inputs will be latched
and redriven on every rising edge of the clock.
Clock Inputs
CLK, CLK
SSTL_18
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the
positive clock input (CLK).
Miscellaneous
Inputs
MCL, MCH
Must be connected to a logic LOW or HIGH.
RESET
1.8V LVCMOS
Asynchronous reset input. When LOW, it causes a
reset of the internal latches, thereby forcing the
outputs LOW. RESET also resets the PTYERR
signal.
VREF
0.9V nominal
Input reference voltage for the SSTL_18 inputs. Two
pins (internally tied together) are used for increased
reliability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JWK-MX-F4 | CONVERTER MOD DC/DC 40V 75W |
| VE-B4N-IV-B1 | CONVERTER MOD DC/DC 18.5V 150W |
| MS3451W16S-8S | CONN RCPT 5POS CBL MNT W/SCKT |
| IDT74SSTUBF32865ABK | IC BUFFER 28BIT 1:2 REG 160-BGA |
| VE-B4M-IV-B1 | CONVERTER MOD DC/DC 10V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74SSTUBH32865ABKG8 | 功能描述:IC BUFFER 28BIT 1:2 REG 160-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUBH32868ABKG | 功能描述:IC BUFFER 28BIT CONF DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUBH32868ABKG8 | 功能描述:IC BUFFER 28BIT CONF DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTV16857PA | 制造商:Integrated Device Technology Inc 功能描述:SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| IDT74SSTV16857PAG | 功能描述:IC BUFFER 14BIT SSTL I/O 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:74SSTV 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。