參數(shù)資料
型號: IDT74ALVCH16260PAG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 3/7頁
文件大?。?/td> 0K
描述: IC LATCH 12-24BIT 3.3V 56-TSSOP
標準包裝: 34
系列: 74ALVCH
邏輯類型: D 型透明鎖存器
電路: 12:24
輸出類型: 三態(tài)
電源電壓: 2.3 V ~ 3.6 V
獨立電路: 1
延遲時間 - 傳輸: 1ns
輸出電流高,低: 24mA,24mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 管件
其它名稱: 74ALVCH16260PAG
INDUSTRIALTEMPERATURERANGE
IDT74ALVCH16260
3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
3
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
2. Output level before the indicated steady-state input conditions were established.
Inputs
Outputs
Ax
LEA1B
LEA2B
OE1B
OE2B
1Bx
2Bx
HH
H
L
H
L
H
L
LLL
H
LLL
H
2B
0
(2)
L
H
LLL
L
2B
0
(2)
HL
H
L
1B
0
(2)
H
LL
H
L
1B
0
(2)
L
X
L
LLL
1B
0
(2)
2B
0
(2)
XX
X
H
Z
X
L
H
Active
Z
X
H
L
Z
Active
X
L
Active
A-TO-B (
OEA = H)
FUNCTION TABLES (CONTINUED)(1)
NOTE:
1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.
Pin Names
I/O
Description
Ax(1:12)
I/O
Bidirectional Data Port A. Usually connected to the CPU's address/data bus.
(1)
1
Bx(1:12)
I/O
Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory.
(1)
2
Bx(1:12)
I/O
Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory.
(1)
LEA1B
I
Latch Enable Input for A-1B Latch. The latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LEA1B.
LEA2B
I
Latch Enable Input for A-2B Latch. The latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LEA2B.
LE1B
I
Latch Enable Input for 1B-A Latch. The latch is open when LE1B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LE1B.
LE2B
I
Latch Enable Input for 2B-A Latch. The latch is open when LE2B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LE2B.
SEL
I
1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from
2B Port to A Port.
OEA
I
Output Enable for A Port (Active LOW)
OE1B
I
Output Enable for 1B Port (Active LOW)
OE2B
I
Output Enable for 2B Port (Active LOW)
PIN DESCRIPTION
相關(guān)PDF資料
PDF描述
IDT74ALVCH16721PAG8 IC FLIP FLOP 20BIT 3ST 56-TSSOP
IDT74ALVCH32374BFG IC FLIP FLOP 32BIT D 3ST 96LFBGA
IDT74FCT162373ETPAG IC TRANSP LATCH 16BIT 48-TSSOP
IDT74FCT162374ETPAG IC REGISTER 16BIT 3ST 48-TSSOP
IDT74FCT162823ATPVG IC REGISTER 18BIT FAST 56-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74ALVCH16260PAG8 功能描述:IC LATCH 12-24BIT MUX D 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 鎖銷 系列:74ALVCH 標準包裝:2,500 系列:74HC 邏輯類型:D 型,可尋址 電路:1:8 輸出類型:標準 電源電壓:2 V ~ 6 V 獨立電路:1 延遲時間 - 傳輸:13ns 輸出電流高,低:5.2mA,5.2mA 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC N 包裝:帶卷 (TR)
IDT74ALVCH162820PAG 功能描述:IC FLIP FLOP 3ST 10BIT 56TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 觸發(fā)器 系列:74ALVCH 標準包裝:1 系列:74LVX 功能:主復位 類型:D 型總線 輸出類型:非反相 元件數(shù):1 每個元件的位元數(shù):8 頻率 - 時鐘:150MHz 延遲時間 - 傳輸:7.1ns 觸發(fā)器類型:正邊沿 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 包裝:Digi-Reel® 其它名稱:74LVX273MTCXDKR
IDT74ALVCH162820PAG8 功能描述:IC FLIP FLOP 3ST 10BIT 56TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 觸發(fā)器 系列:74ALVCH 標準包裝:1 系列:74LVX 功能:主復位 類型:D 型總線 輸出類型:非反相 元件數(shù):1 每個元件的位元數(shù):8 頻率 - 時鐘:150MHz 延遲時間 - 傳輸:7.1ns 觸發(fā)器類型:正邊沿 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 包裝:Digi-Reel® 其它名稱:74LVX273MTCXDKR
IDT74ALVCH162825APF 制造商:Rochester Electronics LLC 功能描述:- Bulk
IDT74ALVCH16501PA 制造商:Integrated Device Technology Inc 功能描述:Bus Transceiver, Single, 18 Bit, 56 Pin, Plastic, TSSOP