IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM DUAL 256 x 9, DUAL 512 x 9, D" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� IDT72V821L10PF8
寤犲晢锛� IDT, Integrated Device Technology Inc
鏂囦欢闋佹暩(sh霉)锛� 13/16闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FIFO SYNC 512X9X2 10NS 64QFP
妯欐簴鍖呰锛� 750
绯诲垪锛� 72V
鍔熻兘锛� 鐣版
瀛樺劜瀹归噺锛� 9.2K锛�512 x 18锛�
鏁�(sh霉)鎿�(j霉)閫熺巼锛� 100MHz
瑷晱鏅傞枔锛� 10ns
闆绘簮闆诲锛� 3 V ~ 3.6 V
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 64-LQFP
渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁濓細 64-TQFP锛�14x14锛�
鍖呰锛� 甯跺嵎 (TR)
鍏跺畠鍚嶇ū锛� 72V821L10PF8
6
IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OCTOBER 22, 2008
LDA
WENA1
WCLKA
OPERATION ON FIFO A
LDB
WENB1
WCLKB
OPERATION ON FIFO B
0
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
1
No Operation
Figure 2. Writing to Offset Registers for FIFOs A and B
When either of the two Read Enable,
RENA1, RENA2 (RENB1, RENB2)
associated with FIFO A (B) is HIGH, the output register holds the previous data
and no new data is allowed to be loaded into the register.
When all the data has been read from FIFO A (B), the Empty Flag,
EFA
(
EFB) will go LOW, inhibiting further read operations. Once a valid write
operation has been accomplished,
EFA (EFB) will go HIGH after tREF and a
valid read can begin. The Read Enables,
RENA1, RENA2(RENB1, RENB2)
are ignored when FIFO A (B) is empty.
Output Enable (
OEA, OEB) 鈥� When Output Enable, OEA (OEB) is
enabled(LOW),theparalleloutputbuffersofFIFOA(B)receivedatafromtheir
respective output register. When Output Enable,
OEA (OEB) is disabled
(HIGH), the QA (QB) output data bus is in a high-impedance state.
Write Enable 2/Load (WENA2/
LDA, WENB2/LDB) 鈥� This is a dual-
purpose pin. FIFO A (B) is configured at Reset to have programmable flags
or to have two write enables, which allows depth expansion. If WENA2/
LDA
(WENB2/
LDB) issetHIGHatReset,RSA=LOW(RSB=LOW),thispinoperates
as a second Write Enable pin.
If FIFO A (B) is configured to have two write enables, when Write Enable
1,
WENA1(WENB1)isLOWandWENA2/LDA(WENB2/LDB)isHIGH,datacan
beloadedintotheinputregisterandRAMarrayontheLOW-to-HIGHtransition
ofeveryWriteClock,WCLKA(WCLKB). Dataisstoredinthearraysequentially
and independently of any on-going read operation.
In this configuration, when
WENA1(WENB1)isHIGHand/orWENA2/LDA
(WENB2/
LDB) is LOW, the input register of Array A holds the previous data
and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag,
FFA(FFB) will go LOW, inhibiting
further write operations. Upon the completion of a valid read cycle,
FFA(FFB)
will go HIGH after tWFF, allowing a valid write to begin.
WENA1, (WENB1) and
WENA2/
LDA(WENB2/LDB) are ignored when the FIFO is full.
FIFO A (B) is configured to have programmable flags when the WENA2/
LDA(WENB2/LDB)issetLOWatReset,RSA = LOW(RSB = LOW). EachFIFO
SIGNAL DESCRIPTIONS
FIFO A and FIFO B are identical in every respect. The following description
explainstheinteractionofinputandoutputsignalsforFIFOA.Thecorrespond-
ing signal names for FIFO B are provided in parentheses.
INPUTS:
Data In (DA0 鈥� DA8, DB0 鈥� DB8) 鈥� DA0 - DA8 are the nine data inputs
for memory array A. DB0 - DB8 are the nine data inputs for memory array B.
CONTROLS:
Reset (
RSA,RSB)鈥擱esetofFIFOA(B)isaccomplishedwheneverRSA
(
RSB) input is taken to a LOW state. During reset, the internal read and write
pointersassociatedwiththeFIFOaresettothefirstlocation.Aresetisrequired
after power-up before a write operation can take place. The Full Flag,
FFA
(
FFB)andProgrammableAlmost-FullFlag,PAFA(PAFB)willberesettoHIGH
aftertRSF. TheEmptyFlag,
EFA(EFB)andProgrammableAlmost-EmptyFlag,
PAEA(PAEB)willberesettoLOWaftertRSF. Duringreset,theoutputregister
is initialized to all zeros and the offset registers are initialized to their default
values.
Write Clock (WCLKA, WCLKB) 鈥� A write cycle to Array A (B) is initiated
on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold
times must be met with respect to the LOW-to-HIGH transition of WCLKA
(WCLKB). The Full Flag,
FFA (FFB) and Programmable Almost-Full Flag,
PAFA(PAFB)aresynchronizedwithrespecttotheLOW-to-HIGHtransitionof
the Write Clock, WCLKA (WCLKB).
The Write and Read clock can be asynchronous or coincident.
Write Enable 1 (
WENA1, WENB1) 鈥� If FIFO A (B) is configured for
programmable flags,
WENA1(WENB1) is the only enable control pin. In this
configuration,when
WENA1(WENB1)isLOW,datacanbeloadedintotheinput
register of RAM Array A (B) on the LOW-to-HIGH transition of every Write
Clock, WCLKA (WCLKB). Data is stored in Array A (B) sequentially and
independently of any on-going read operation.
In this configuration, when
WENA1 (WENB1) is HIGH, the input register
holds the previous data and no new data is allowed to be loaded into the
register.
If the FIFO is configured to have two write enables, which allows for depth
expansion. See Write Enable 2 paragraph below for operation in this
configuration.
To prevent data overflow,
FFA(FFB) will go LOW, inhibiting further write
operations. Upon the completion of a valid read cycle, the
FFA(FFB) will go
HIGH after tWFF, allowing a valid write to begin.
WENA1(WENB1) is ignored
when FIFO A (B) is full.
Read Clock (RCLKA, RCLKB) 鈥� Data can be read from Array A (B)
on the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag,
EFA
(
EFB)andProgrammableAlmost-EmptyFlag,PAEA(PAEB)aresynchronized
with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).
The Write and Read Clock can be asynchronous or coincident.
Read Enables (
RENA1, RENA2, RENB1, RENB2) 鈥� When both Read
Enables,
RENA1, RENA2(RENB1, RENB2) are LOW, data is read from Array
A (B) to the output register on the LOW-to-HIGH transition of the Read Clock,
RCLKA (RCLKB).
NOTE:
4093 tbl 08
1. For the purposes of this table, WENA2 and WENB2 = VIH.
2. The same selection sequence applies to reading from the registers.
RENA1 and RENA2
(
RENB1 and RENB2) are enabled and read is performed on the LOW-to-HIGH transition
of RCLKA (RCLKB).
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MS3102A28-10P CONN RCPT 7POS BOX MNT W/PINS
VI-J6H-MW-B1 CONVERTER MOD DC/DC 52V 100W
VE-J1D-MX-S CONVERTER MOD DC/DC 85V 75W
AD1380JD IC ADC SNGL 16BIT 32-CDIP
VI-B5H-MW-F4 CONVERTER MOD DC/DC 52V 100W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
IDT72V821L10TF 鍔熻兘鎻忚堪:IC FIFO SYNC 512X9X2 10NS 64QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:72V 妯欐簴鍖呰:90 绯诲垪:7200 鍔熻兘:鍚屾 瀛樺劜瀹归噺:288K锛�16K x 18锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:100MHz 瑷晱鏅傞枔:10ns 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-LQFP 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:64-TQFP锛�14x14锛� 鍖呰:鎵樼洡 鍏跺畠鍚嶇ū:72271LA10PF
IDT72V821L10TF8 鍔熻兘鎻忚堪:IC FIFO SYNC 512X9X2 10NS 64QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:72V 妯欐簴鍖呰:90 绯诲垪:7200 鍔熻兘:鍚屾 瀛樺劜瀹归噺:288K锛�16K x 18锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:100MHz 瑷晱鏅傞枔:10ns 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-LQFP 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:64-TQFP锛�14x14锛� 鍖呰:鎵樼洡 鍏跺畠鍚嶇ū:72271LA10PF
IDT72V821L15PF 鍔熻兘鎻忚堪:IC FIFO SYNC 512X9X2 15NS 64QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:72V 妯欐簴鍖呰:90 绯诲垪:7200 鍔熻兘:鍚屾 瀛樺劜瀹归噺:288K锛�16K x 18锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:100MHz 瑷晱鏅傞枔:10ns 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-LQFP 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:64-TQFP锛�14x14锛� 鍖呰:鎵樼洡 鍏跺畠鍚嶇ū:72271LA10PF
IDT72V821L15PF8 鍔熻兘鎻忚堪:IC FIFO SYNC 512X9X2 15NS 64QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:72V 妯欐簴鍖呰:90 绯诲垪:7200 鍔熻兘:鍚屾 瀛樺劜瀹归噺:288K锛�16K x 18锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:100MHz 瑷晱鏅傞枔:10ns 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-LQFP 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:64-TQFP锛�14x14锛� 鍖呰:鎵樼洡 鍏跺畠鍚嶇ū:72271LA10PF
IDT72V821L15PFI 鍔熻兘鎻忚堪:IC FIFO SYNC 512X9X2 15NS 64QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:72V 妯欐簴鍖呰:90 绯诲垪:7200 鍔熻兘:鍚屾 瀛樺劜瀹归噺:288K锛�16K x 18锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:100MHz 瑷晱鏅傞枔:10ns 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-LQFP 渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁�:64-TQFP锛�14x14锛� 鍖呰:鎵樼洡 鍏跺畠鍚嶇ū:72271LA10PF