<small id="8n6ol"><sup id="8n6ol"></sup></small>
<nobr id="8n6ol"></nobr>
<label id="8n6ol"><td id="8n6ol"></td></label>
<wbr id="8n6ol"><menuitem id="8n6ol"><pre id="8n6ol"></pre></menuitem></wbr>
<thead id="8n6ol"></thead>
  • <label id="8n6ol"><span id="8n6ol"></span></label>
    參數(shù)資料
    型號(hào): IDT72V51456L7-5BBI
    廠商: IDT, Integrated Device Technology Inc
    文件頁(yè)數(shù): 11/57頁(yè)
    文件大?。?/td> 0K
    描述: IC FLOW CTRL MULTI QUEUE 256-BGA
    標(biāo)準(zhǔn)包裝: 1
    類型: 多隊(duì)列流量控制
    安裝類型: 表面貼裝
    封裝/外殼: 256-BBGA
    供應(yīng)商設(shè)備封裝: 256-BGA(17x17)
    包裝: 帶卷 (TR)
    其它名稱: 72V51456L7-5BBI
    19
    IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
    (16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
    COMMERCIALANDINDUSTRIAL
    TEMPERATURERANGES
    READQUEUESELECTIONANDREADOPERATION(STANDARDMODE)
    The IDT72V51436/72V51446/72V51456 multi-queue flow-control de-
    vices can be configured up to a maximum of 16 queues which data can be read
    via a common read port using the data outputs (Qout), read clock (RCLK) and
    read enable (
    REN).Anoutputenable,OE controlpinisalsoprovidedtoallow
    High-Impedance selection of the Qout data outputs. The multi-queue device
    read port operates in a mode similar to “First Word Fall Through” on a
    SuperSync IDT FIFO, but with the added feature of data output pipelining (see
    Figure 10, Write Operations & First Word Fall Through). The queue to be
    read is selected by the address presented on the read address bus (RDADD)
    during a rising edge on RCLK while read address enable (RADEN) is HIGH.
    The state of
    REN does not impact the queue selection. The queue selection
    is requires 2 RCLK cycles. All subsequent data reads will be from this queue
    until another queue is selected.
    Standard mode operation is defined as individual words will be read from
    the device as opposed to Packet Mode where complete packets may be read.
    The read port is designed such that 100% bus utilization can be obtained. This
    means that data can be read out of the device on every RCLK rising edge
    including the cycle that a new queue is being addressed.
    Changing queues requires a minimum of two RCLK cycles on the read port
    (see Figure 12, Read Queue Select, Read Operation). RADEN goes high
    signaling a change of queue (clock cycle “D”). The address on RDADD at that
    time determines the next queue. Data presented during that cycle (“D”) will be
    read at “D” (+ t
    A), can be read from the active (old) queue (QP), provided REN
    isactiveLOW.If
    RENisHIGH(inactive)forthisclockcycle,datawillnotberead
    from the previous queue. The next cycle’s rising edge (“E”), the read port
    discrete empty flag will update to show the empty status of the newly selected
    queue (Q
    F). The internal pipeline is also loaded at this time (“D”) with the last
    word from the previous (old) queue (Q
    P) as well as the next word from the new
    queue (Q
    F). Both of these words will fall through to the output register( provided
    the
    OE is asserted) consecutively (cycles “E” and “F” respectively) following
    the selection of the new queue regardless of the state of
    REN,unlessthenew
    queue (Q
    F) is empty. If the newly selected queue is empty, any reads from that
    queue will be prevented. Data cannot be read from an empty queue. The last
    word in the data output register (from the previous queue), will remain on the
    data bus, but the output valid flag,
    OV will go HIGH, to indicate that the data
    present is no longer valid. This pipelining effect provides the user with 100%
    bus utilization, and brings about the possibility that a “NULL” queue may be
    required within a multi-queue device. Null queue operation is discussed in the
    next section. Remember that
    OE allows the user to place the data output bus
    (Qout) into High-Impedance and the data can be read in to the output register
    regardless of
    OE.
    Refer to Table 2, for Read Address Bus arrangement. Also, refer to Figures
    12, 14, and 15 for read queue selection and read port operation timing
    diagrams.
    PACKET MODE OPERATION (PKT = HIGH on Master Reset)
    The Packet mode operation provides the capability where, user defined
    packets or frames can be written to the device as opposed to Standard mode
    where individual words are written. For clarification, in Packet Mode, a packet
    can be written to the device with the starting location designated as Transmit
    Start of Packet (TSOP) and the ending location designated as Transmit End
    of Packet (TEOP). In conjunction, a packet read from the device will be
    designated as Receive Start of Packet (RSOP) and a Receive End of Packet
    (REOP). The minimum size for a packet is four words (SOP, two words of data
    and EOP). The almost empty flag bus becomes the “Packet Ready”
    PR flag
    buswhenthedeviceisconfiguredforpacketmode.Validpacketsareindicated
    when both
    PR and OV are asserted.
    Operation RCLK
    RADEN
    ESTR
    RDADD[7:0]
    Read Queue
    Select
    10
    01
    Device Select
    (Compared to
    ID0,1,2)
    Read Queue Address
    (4 bits = 16 Queues)
    7
    6
    5
    4
    3210
    4 321
    0
    Device Select
    (Compared to
    ID0,1,2)
    X X X
    Sector
    Address
    PAEn/PRn
    Sector
    Select
    Q0 : Q7
    → PAE0 : PAE7
    Sector
    Address
    Queue Status on
    PAEn/PRn Bus
    0
    1
    Q8 : Q15
    → PAE0 : PAE7
    5935 drw06
    X
    Null-Q
    Select
    Pin
    TABLE 2 — READ ADDRESS BUS, RDADD[7:0]
    相關(guān)PDF資料
    PDF描述
    IDT77V500S25PF IC SW MEMORY 8X8 1.2BGPS 100TQFP
    IDT79RC32H434-400BCG IC MPU 32BIT CORE 400MHZ 256-BGA
    IDT79RC32H435-400BCG IC MPU 32BIT CORE 400MHZ 256-BGA
    IDT79RC32K438-300BBG IC MPU 32BIT CORE 300MHZ 416-BGA
    IDT79RC32T336-150BCG IC MPU 32BIT CORE 150MHZ 256-BGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    IDT72V51543L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
    IDT72V51543L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
    IDT72V51543L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
    IDT72V51543L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
    IDT72V51543L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝