IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC II
參數(shù)資料
型號: IDT72V283L6BC
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 19/45頁
文件大小: 0K
描述: IC FIFO 32768X18 6NS 100-BGA
標準包裝: 1
系列: 72V
功能: 異步,同步
存儲容量: 589K(32K x 18)
數(shù)據(jù)速率: 166MHz
訪問時間: 4ns
電源電壓: 3.15 V ~ 3.45 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LBGA
供應(yīng)商設(shè)備封裝: 100-CABGA(11x11)
包裝: 托盤
其它名稱: 72V283L6BC
26
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)
NOTES:
1. tSKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
EF will go HIGH (after one RCLK cycle plus tREF). If the time between the rising edge
of WCLK and the rising edge of RCLK is less than tSKEW1, then
EF deassertion may be delayed one extra RCLK cycle.
2.
LD = HIGH.
3. First data word latency: tSKEW1 + 1*TRCLK + tREF.
NOTES:
1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
FF will go high (after one WCLK cycle pus tWFF). If the time between the rising edge
of the RCLK and the rising edge of the WCLK is less than tSKEW1, then the
FF deassertion may be delayed one extra WCLK cycle.
2.
LD = HIGH, EF = HIGH
Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)
D0 - Dn
WEN
RCLK
REN
tENH
Q0 - Qn
DATA READ
NEXT DATA READ
DATA IN OUTPUT REGISTER
tSKEW1(1)
4666 drw10
WCLK
NO WRITE
1
2
1
2
tDS
NO WRITE
tWFF
tA
tENS
tDS
tA
DX
tDH
tCLK
tCLKL
DX+1
tDH
FF
tSKEW1(1)
tCLKH
tWFF
NO OPERATION
RCLK
REN
4666 drw11
EF
tCLK
tCLKH
tCLKL
tENH
tREF
tA
tOLZ
tOE
Q0 - Qn
OE
WCLK
tSKEW1(1)
WEN
D0 - Dn
tENS
tENH
tDS
tDHS
D0
1
2
tOLZ
NO OPERATION
LAST WORD
D0
D1
tENS
tENH
tDS
tDH
tOHZ
LAST WORD
tREF
tENH
tENS
tA
tREF
tENS
tENH
相關(guān)PDF資料
PDF描述
MAX1245BCAP+T IC ADC 12BIT SERIAL 20-SSOP
MAX1310ECM+T IC ADC 12BIT 2CH 48LQFP
ICL3238CAZ IC 5DRVR/3RCVR RS232 3V 28-SSOP
MAX140CQH+TD IC ADC 3 1/2DIG W/LED DVR 44PLCC
MS27508E22B35S CONN RCPT 100POS BOX MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V283L6BCG 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 32768X18 6NS 100-BGA
IDT72V283L6PF 功能描述:IC FIFO 32768X18 6NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V283L6PF8 功能描述:IC FIFO 32768X18 6NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V283L7-5BC 功能描述:IC FIFO 32768X18 7-5NS 100-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V283L7-5BCI 功能描述:IC FIFO 32768X18 7-5NS 100-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433