
IDT72V261LA/72V271LA
3.3 VOLT CMOS SuperSync FIFO 16,384 x 9 and 32,768 x 9
21
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
JANUARY 30, 2009
NOTES:
1. Retransmit setup is complete after
OR returns LOW.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
IR will be LOW throughout the Retransmit setup procedure.
D = 16,385 for the IDT72V261LA and 32,769 for the IDT72V271LA.
3.
OE = LOW.
4. W1, W2, W3 = first, second and third words written to the FIFO after Master Reset.
5.
OR goes LOW at 60 ns + 2 RCLK cycles + tREF.
Figure 12. Retransmit Timing (FWFT Mode)
Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
WCLK
SEN
SI
4673 drw 16
tENH
tENS
tLDS
LD
tDS
BIT 0
EMPTY OFFSET
BIT X
BIT 0
FULL OFFSET
(1)
tENH
BIT X
(1)
tLDH
tDH
tREF
tENH
4673 drw15
tENS
Wx
WCLK
RCLK
REN
RT
OR
PAF
HF
PAE
Q0 - Qn
tSKEW4
12
1
tHF
tPAE
tREF
Wx+1
2
W2
tENH
WEN
tENS
W1
tENH
(4)
(5)
3
4
tENH
W3
tPAF
tRTS
tA
NOTE:
1. X = 13 for the IDT72V261LA and X = 14 for the IDT72V271LA.