IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO
參數(shù)資料
型號(hào): IDT72T18105L10BB
廠(chǎng)商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 39/55頁(yè)
文件大?。?/td> 0K
描述: IC FIFO 131X18 2.5V 10NS 24BGA
標(biāo)準(zhǔn)包裝: 1
系列: 72T
功能: 異步,同步
存儲(chǔ)容量: 2.3K(131 x 18)
數(shù)據(jù)速率: 10MHz
訪(fǎng)問(wèn)時(shí)間: 10ns
電源電壓: 2.375 V ~ 2.625 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 240-BGA
供應(yīng)商設(shè)備封裝: 240-PBGA(19x19)
包裝: 托盤(pán)
其它名稱(chēng): 72T18105L10BB
44
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO 2Kx18/4Kx9, 4Kx18/
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
FEBRUARY 10, 2009
Figure 20. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTES:
1. x9 to x9 mode: X =12 for the IDT72T1845, X = 13 for the IDT72T1855, X = 14 for the IDT72T1865, X = 15 for the IDT72T1875, X = 16 for the IDT72T1885, X = 17 for the IDT72T1895,
X = 18 for the IDT72T18105, X = 19 for the IDT72T18115 and X = 20 for the IDT72T18125.
2. All other modes: X=11 for the IDT72T1845, X = 12 for the IDT72T1855, X = 13 for the IDT72T1865, X = 14 for the IDT72T1875, X = 15 for the IDT72T1885 and X = 16 for the IDT72T1895,
X = 17 for the IDT72T18105, X = 18 for the IDT72T18115 and X = 19 for the IDT72T18125.
SCLK
SEN
SI
5909 drw24
LD
EMPTY OFFSET
FULL OFFSET
BIT X
(1)
tSENS
tLDS
tSDS
tSENH
tLDS
BIT X
(1)
BIT 1
tENH
tLDH
tSDH
tSCLK
tSCKH
tSCKL
BIT 1
NOTES:
1.
OE = LOW.
2. The timing diagram illustrates reading of offset registers with an output bus width of 18 bits.
3. The offset registers cannot be read on consecutive RCLK cycles. The read must be disabled (
REN = HIGH) for a minimum of one RCLK cycle in between register accesses.
Figure 22. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)
Figure 21. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTES:
1. This timing diagram is based on programming with a x18 bus width.
2. Overwrites previous offset value.
WCLK
LD
WEN
D0 - D17
5909 drw25
tLDS
tENS
PAE OFFSET
tDS
tDH
tLDH
tENH
tCLK
tCLKH
tCLKL
PAF OFFSET
PAE(2) OFFSET
PAF(2) OFFSET
tDH
tDS
tLDH
tENH
RCLK
LD
REN
Q0 - Q17
DATA IN OUTPUT REGISTER
PAE OFFSET VALUE
PAF OFFSET VALUE
5909 drw26
tLDH
tENH
tCLK
tCLKL
tCLKH
tA
tLDS
tLDH
tLDS
tLDH
tLDS
tENS
tENH
tENS
tENH
tENS
tA
PAE OFFSET
tA
相關(guān)PDF資料
PDF描述
MS27508E14B15PA CONN RCPT 15POS BOX MNT W/PINS
V48A28T500BL2 CONVERTER MOD DC/DC 28V 500W
MS27656T15F35PC CONN RCPT 37POS WALL MNT W/PINS
V48A28T500BL CONVERTER MOD DC/DC 28V 500W
V48A28T500B3 CONVERTER MOD DC/DC 28V 500W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T18105L4-4BB 功能描述:IC FIFO 131X18 2.5V 4NS 240BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72T18105L4-4BBG 功能描述:IC FIFO 131072X18 SYNC 240BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72T18105L5BB 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72T18105L5BBGI 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA
IDT72T18105L5BBI 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433