- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10021 > IDT72845LB25PF8 (IDT, Integrated Device Technology Inc)IC FIFO SYNC DL 4096X18 128TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT72845LB25PF8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 16/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC DL 4096X18 128TQFP |
| 標準包裝： | 1,000 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 72K（4K x 18） |
| 數(shù)據(jù)速率： | 40MHz |
| 訪問時間： | 25ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 72845LB25PF8 |
23
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
JANUARY 13, 2009
OPERATING CONFIGURATIONS
SINGLE DEVICE CONFIGURATION
Each of the two FIFOs contained in a single IDT72805LB/72815LB/
72825LB/72835LB/72845LB may be used as a stand-alone device when
the application requirements are for 256/512/1,024/2,048/4,096 words or
less. These FIFOs are in a single Device Configuration when the First Load
(
FL), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs
are configured as (
FL, RXI, WXI = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or
(1,1,0) during reset (Figure 28).
Figure 28. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO
(One of the two FIFOs contained in the IDT72805LB/72815LB/72825LB/72835LB/72845LB)
Figure 29. Block Diagram of the two FIFOs contained in one IDT72805LB/72815LB/72825LB/72835LB/72845LB
configured for a 36-bit Width Expansion
WIDTH EXPANSION CONFIGURATION
Word width may be increased simply by connecting together the control
signals of FIFO A and B. Status flags can be detected from any one device.
The exceptions are the Empty Flag/Output Ready and Full Flag/Input
Ready. Because of variations in skew between RCLK and WCLK, it is
possible for flag assertion and deassertion to vary by one cycle between
FIFOs. To avoid problems the user must create composite flags by gating
the Empty Flags/Output Ready of every FIFO, and separately gating all Full
Flags/Input Ready. Figure 29 demonstrates a 36-word width by using one
IDT72805LB/72815LB/72825LB/72835LB/72845LBs. Any word width can
be attained by adding additional IDT72805LB/72815LB/72825LB/72835LB/
72845LBs. These FIFOs are in a single Device Configuration when the First
Load (
FL), Write Expansion In (WXI) and Read Expansion In (RXI) control
inputs are configured as (
FL, RXI, WXI = (0,0,0), (0,0,1), (0,1,0), (1,0,0),
(1,0,1) or (1,1,0) during reset (Figure 29). Please see the Application Note
AN-83.
WRITE CLOCK (WCLK)
WRITE ENABLE (WEN)
READ CLOCK (RCLK)
READ ENABLE (REN)
LOAD (LD)
OUTPUT ENABLE (OE)
DATA IN (D0 - D17)
DATA OUT (Q0 - Q17)
FULL FLAG/INPUT READY (FF/IR)
PROGRAMMABLE (PAE)
HALF-FULL FLAG (HF)
EMPTY FLAG/OUTPUT READY (EF/OR)
PROGRAMMABLE (PAF)
RESET (RS)
IDT
72805
72815
72825
72835
72845
3139 drw 28
FL
RXI
WXI
FIFO A OR B
WRITE CLOCK (WCLK)
WRITE ENABLE (WEN)
READ CLOCK (RCLK)
READ ENABLE (REN)
LOAD (LD)
OUTPUT ENABLE (OE)
DATA IN (D)
DATA OUT (Q)
FULL FLAG/INPUT
READY (FF/IR)
PROGRAMMABLE (PAE)
HALF FULL FLAG (HF)
EMPTY FLAG/OUTPUT
READY (EF/OR)
PROGRAMMABLE (PAF)
RESET (RS)
FIFO A
FIFO B
RESET (RS)
36
18
FF/IR
EF/OR
3139 drw 29
FL
WXI RXI
FL
WXI RXI
FF/IR
EF/OR
NOTE:
1. Do not connect any output control signals directly together.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM2490EBRWZ-REEL7 | IC TXRX RS-485 HS ESD 16-SOIC |
| IDT72V805L15PF | IC FIFO SYNC 256X18 15NS 128QFP |
| VI-213-MY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VE-23J-IU-F4 | CONVERTER MOD DC/DC 36V 200W |
| LTC2871CFE#TRPBF | IC TXRX RS485/RS422 38-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7284L12PA | 功能描述:IC FIFO 2048X18 12NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT7284L12PA8 | 功能描述:IC FIFO 2048X18 12NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT7284L15PA | 功能描述:IC FIFO 2048X18 15NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT7284L15PA8 | 功能描述:IC FIFO 2048X18 15NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT7284L15PAI | 功能描述:IC FIFO 2048X18 15NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。