- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9911 > IDT723642L12PQF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 2048X36 132QFP PDF資料下載
參數(shù)資料
| 型號： | IDT723642L12PQF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 21/25頁 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 2048X36 132QFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 72K（2K x 36） |
| 數(shù)據(jù)速率： | 83MHz |
| 訪問時間： | 12ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BQFP 緩沖式 |
| 供應(yīng)商設(shè)備封裝： | 132-PQFP（24.13x24.13） |
| 包裝： | 托盤 |
| 其它名稱： | 723642L12PQF |
5
IDT723622/723632/723642 CMOS SyncBiFIFO
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
COMMERCIALTEMPERATURERANGE
Symbol
Name
I/O
Description
ORA
Output Ready
O
ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIFO2 is
Flag
(Port A)
empty and reads from its memory are disabled. Ready data is present on the output register
of FIFO2 when ORA is HIGH. ORA is forced LOW when FlFO2 is reset and goes HIGH on the
third LOW-to-HIGH transition of CLKA after a word is loaded to empty memory.
ORB
Output Ready
O
ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FlFO1 is
Flag
(Port B)
empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1
when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-
HIGH transition of CLKB after a word is loaded to empty memory.
RST1
FIFO1 Reset
I
To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB
must occur while
RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FS0
and FS1 for
AFA and AEB offset selection. FIFO1 must be reset upon power up before data is
written to its RAM.
RST2
FIFO2 Reset
I
To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB
must occur while
RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FS0
and FS1 for
AFB and AEA offset selection. FIFO2 must be reset upon power up before data is
written to its RAM.
W/
RA
Port A Write/
I
A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH
Read Select
transition of CLKA. The A0-A35 outputs are in the HIGH impedance state when W/
RA is HIGH.
W/RB
Port B Write/
I
A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH
Read Select
transition of CLKB. The B0-B35 outputs are in the high-impedance state when
W/RB is LOW.
PIN DESCRIPTIONS (CONTINUED)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL3207CBZ | IC 5DRVR/3RCVR RS232 3V 24-SOIC |
| V72B48M250B3 | CONVERTER MOD DC/DC 48V 250W |
| V72B36M250BL2 | CONVERTER MOD DC/DC 36V 250W |
| VI-BWP-MW-F1 | CONVERTER MOD DC/DC 13.8V 100W |
| ICL3207CAZ | IC 5DRVR/3RCVR RS232 3V 24-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT723642L12PQFG | 功能描述:IC FIFO SYNC 2048X36 132QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723642L15PF | 功能描述:IC FIFO SYNC 2048X36 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723642L15PF8 | 功能描述:IC FIFO SYNC 2048X36 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723642L15PFG | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 256X36X2 120TQFP |
| IDT723642L15PFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 256X36X2 120TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。