- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8819 > IDT5T9891NLGI (IDT, Integrated Device Technology Inc)IC CLK DRIVER 2.5V PLL 68-VFQFPN PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT5T9891NLGI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 13/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK DRIVER 2.5V PLL 68-VFQFPN |
| 產(chǎn)品變化通告： | Product Discontinuation 05/Jan/2011 |
| 標(biāo)準(zhǔn)包裝： | 168 |
| 類型： | PLL 時(shí)鐘驅(qū)動(dòng)器 |
| PLL： | 帶旁路 |
| 輸入： | eHSTL，HSTL，LVPECL，LVTTL |
| 輸出： | eHSTL，HSTL，LVTTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:10 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 250MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 68-VFQFPN（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 5T9891NLGI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
20
INDUSTRIALTEMPERATURERANGE
IDT5T9891
EEPROMPROGRAMMABLE2.5VPROGRAMMABLESKEWPLLDIFFERENTIAL
AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Alloutputsatthedifferentinterfacelevels
Symbol
Parameter
Min.
Typ.
Max
Unit
FNOM
VCO Frequency Range
see JTAG/I2C Serial Configurations: VCO Frequency Range table
tRPW
Reference Clock Pulse Width HIGH or LOW
1
—
ns
tFPW
Feedback Input Pulse Width HIGH or LOW
1
—
ns
tU
ProgrammableSkewTimeUnit
seeControlSummaryTable
tSK(O)
Output Skew (Rise-Rise, Fall-Fall, Nominal)(1,2)
—
250
ps
tSK1(
ω)
MultipleFrequencySkew(Rise-Rise,Fall-Fall,Nominal-Divided,Divided-Divided)(1,2,3)
—
500
ps
tSK2(
ω)
MultipleFrequencySkew(Rise-Fall,Nominal-Divided,Divided-Divided)(1,2,3)
—
500
ps
tSK1(INV)
InvertingSkew(Nominal-Inverted)(1,2)
——
500
ps
tSK2(INV)
InvertingSkew(Rise-Rise,Fall-Fall,Rise-Fall,Inverted-Divided)(1,2,3)
—
500
ps
tSK(PR)
Process Skew(1,2,4)
——
400
ps
t(
φ)
REF Input to FB Static Phase Offset(5)
-200
—
200
ps
tODCV
Output Duty Cycle Variation from 50%(11,12)
1.8VLVTTL
-475
—
475
ps
2.5VLVTTL
-375
—
375
tORISE
OutputRiseTime(6)
HSTL / eHSTL / 1.8V LVTTL
—
1.2
ns
2.5VLVTTL
—
1
tOFALL
OutputFallTime(6)
HSTL / eHSTL / 1.8V LVTTL
—
1.2
ns
2.5VLVTTL
—
1
tL
Power-up PLL Lock Time(7)
——
4
ms
tL(
ω)
PLLLockTimeAfterInputFrequencyChange(7)
——
1
ms
tL(PD)
PLL Lock Time After Asserting PD Pin(7)
——
1
ms
tL(REFSEL1)
PLL Lock Time After Change in REF_SEL(7,9)
—
100
s
tL(REFSEL2)
PLL Lock Time After Change in REF_SEL (REF1 and REF0are different frequency)(7)
——
1
ms
tJIT(CC)
Cycle-to-CycleOutputJitter(peak-to-peak)(2,8)
—
—
100
ps
tJIT(PER)
PeriodJitter(peak-to-peak)(2,8)
——
150
ps
tJIT(HP)
HalfPeriodJitter(peak-to-peak)(2,8,10)
——
200
ps
tJIT(DUTY)
DutyCycleJitter(peak-to-peak)(2,8)
——
150
ps
VOX
HSTLandeHSTLDifferentialTrueandComplementaryOutputCrossingVoltageLevel
VDDQN/2 - 150 VDDQN/2 VDDQN/2 + 150 mV
NOTES:
1. Skew is the time between the earliest and latest output transition among all outputs for which the same tU delay has been selected, when all outputs are loaded with the specified
load.
2. For differential LVTTL outputs, the measurement is made at VDDQN/2, where the true outputs are only compared with other true outputs and the complementary outputs are only
compared to other complementary outputs. For differential HSTL/eHSTL outputs, the measurement is made at the crossing point (VOX) of the true and complementary signals.
3. There are three classes of outputs: nominal (multiple of tU delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
4. tSK(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDQN, ambient temperature, air flow, etc.).
5. t(
φ) is measured with REF and FB the same type of input, the same rise and fall times. For 1.8V / 2.5V LVTTL input and output, the measurement is taken from VTHI on REF
to VTHI on FB. For HSTL / eHSTL input and output, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to 0tU, FB input
divider is set to divide-by-one, and Bit 60 = 1.
6. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
7. tL, tL(
ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQN is stable and
within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(
φ) is within specified
limits.
8. The jitter parameters are measured with all outputs selected for 0tU, FB input divider is set to divide-by-one, and Bit 60 = 1.
9. Both REF inputs must be the same frequency, but up to ±180° out of phase.
10. For HSTL/eHSTL outputs only.
11. For LVTTL outputs only.
12. tODCV is measured with all outputs selected for zero delay.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26FD15BB | CONN HSG PLUG 15POS STRGHT SCKT |
| IDT5T9890NLI | IC CLK DRIVER 2.5V PLL 68-VFQFPN |
| IDT5T9890NLGI8 | IC CLK DRIVER 2.5V PLL 68-VFQFPN |
| MS27468E21F35B | CONN HSG RCPT 79POS JAM NUT SCKT |
| SY100H600JC TR | IC TRANSLATOR 9-BIT ECL 28-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T9891NLGI8 | 功能描述:IC CLK DRIVER 2.5V PLL 68-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| IDT5T9891NLI | 功能描述:IC CLK DRIVER 2.5V PLL 68-VFQFPN RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| IDT5T9891NLI8 | 功能描述:IC CLK DRIVER 2.5V PLL 68-VFQFPN RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| IDT5T989X-982X-M1 | 功能描述:KIT FOR 5T989X-982X RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| IDT5T9950APFGI | 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。