- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄239723 > ICSSSTVA32852CHLF-T (INTEGRATED DEVICE TECHNOLOGY INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSSSTVA32852CHLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 |
| 封裝： | LEAD FREE, BGA-114 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 147K |
| 代理商： | ICSSSTVA32852CHLF-T |
Integrated
Circuit
Systems, Inc.
ICSSSTVA32852
0918A—04/30/04
Recommended Application:
DDR Memory Modules for DDR 266/333/400
Provides complete DDR DIMM logic solution with
ICS93V857 or ICS95V857
SSTL_2 compatible data registers
Product Features:
Differential clock signals
Supports SSTL_2 class II specifications on inputs
and outputs
Low-voltage operation
- VDD = 2.3V to 2.7V
Available in 114 ball BGA package.
Advanced speed feature provides more timing
margin for PC3200 applications
Exceeds SSTVN32852 performance
DDR 24-Bit to 48-Bit Registered Buffer
Truth Table
1
Block Diagram
Notes:
1.
H = "High" Signal Level
L = "Low" Signal Level
↑ = Transition "Low"-to-"High"
↓ = Transition "High"-to-"Low"
X = Don't Care
2.
Output level before the indicated
steady state input conditions were
established.
CLK
CLK#
D1
VREF
RESET#
To 23 Other Channels
Q1A
Q1B
CLK
R
D1
A
B
123456
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Pin Configuration
114-Pin Ball BGA
s
t
u
p
n
Is
t
u
p
t
u
O
Q
#
T
E
S
E
RK
L
C#
K
L
CD
Q
L
r
o
X
g
n
i
t
a
o
l
F
r
o
X
g
n
i
t
a
o
l
F
r
o
X
g
n
i
t
a
o
l
F
L
H
↑↓
HH
H
↑↓
LL
HH
r
o
LH
r
o
LX
Q0 )
2
(
Pin Configuration Assignments
1
234
5
6
A
Q2A
Q1A
CLK
CLK#
Q1B
Q2B
B
Q3A
VDDQ
GND
VDDQ
Q3B
C
Q5A
Q4A
VDDQ
Q4B
Q5B
D
Q7A
Q6A
GND
Q6B
Q7B
E
Q8A
GND
VDDQ
GND
Q8B
F
Q10A
Q9A
VDDQ
Q9B
Q10B
G
Q12A
Q11A
GND
Q11B
Q12B
H
Q13A
VDD
VDDQ
VDD
Q13B
J
Q14A
Q15A
GND
Q15B
Q14B
K
Q17A
Q16A
VDDQ
Q16B
Q17B
L
Q18A
Q19A
GND
Q19B
Q18B
M
Q20A
VDDQ
GND
VDDQ
Q20B
N
Q22A
Q21A
VDDQ
Q21B
Q22B
P
Q23A
VDDQ
GND
VDDQ
Q23B
R
Q24A
VDD
RESET#
VREF
VDD
Q24B
T
D2
D1
D6
D18
D13
D14
U
D4
D3
D10
D22
D15
D16
V
D5
D7
D11
D23
D19
D17
W
D8
D9
D12
D24
D21
D20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT251TEB | FCT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16 |
| IDT54FCT251TLB | FCT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CQCC20 |
| IDT74LVC258AQ8 | LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16 |
| ICS9DB202BG | LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| ICS9DB108YGLNLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTVF16859 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTVF16859BKLFT | 制造商:ICS 功能描述: |
| ICSSSTVF16859BKT | 制造商:ICS 功能描述: |
| ICSSSTVF16859YK | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSS-VE-PU-N | 制造商:Black Box Corporation 功能描述:iCOMPEL S Series VESA Publisher |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。