- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377124 > ICSSSTUAF32868B (Integrated Device Technology, Inc.) 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSSSTUAF32868B |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| 中文描述： | 28位可配置注冊(cè)緩沖內(nèi)存 |
| 文件頁數(shù)： | 14/22頁 |
| 文件大小： | 468K |
| 代理商： | ICSSSTUAF32868B |
ICSSSTUAF32868B
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
14
ICSSSTUAF32868B
7102/2
Timing Requirements Over Recommended Operating Free-Air Temperature
Range
Switching Characteristics Over Recommended Free Air Operating Range
(unless otherwise noted)
Symbol
f
CLOCK
t
W
t
ACT1,2
t
INACT1,3
Parameter
Clock Frequency
Pulse Duration, CLK, CLK HIGH or LOW
Differential Inputs Active Time
Differential Inputs Inactive Time
DCS0 before CLK
↑
, CLK
↓
, DCS1 and CSGEN HIGH;
DCS1 before CLK
↑
, CLK
↓
, DCS0 and CSGEN HIGH;
DCS0 before CLK
↑
, CLK
↓
, DCS1 LOW and CSGEN
HIGH or LOW; DCS1 before CLK
↑
, CLK
↓
, DCS0
LOW and CSGEN HIGH or LOW
DODTn, DCKEn, PAR_IN, and data before CLK
↑
,
CLK
↓
DCSn, DODT,n DCKEn, and data after CLK
↑
, CLK
↓
PAR_IN after CLK
↑
, CLK
↓
V
DD
= 1.8V ± 0.1V
Min.
Units
MHz
ns
ns
ns
ns
Max.
410
1
1
2
a minimum time of t
ACT
(max) after RESET is taken HIGH.
3
V
REF
data and clock inputs must be held at valid input voltage levels (not floating) for a minimum time
of t
INACT
(max) after RESET is taken LOW.
This parameter is not production tested.
V
REF
must be held at a valid input voltage level and data inputs must be held at valid voltage levels for
10
15
t
SU
Setup
Time
0.7
0.5
ns
0.5
ns
t
H
Hold
Time
0.5
0.5
ns
ns
Symbol
f
MAX
t
PDM
t
PDMSS
t
LH
t
HL
t
PLH
t
PHL
Parameter
Max Input Clock Frequency
Propagation Delay, single bit switching, CLK
↑
/ CLK
↓
to Qn
Propagation Delay, simultaneous switching, CLK
↑
/ CLK
↓
to Qn
LOW to HIGH Propagation Delay, CLK
↑
/ CLK
↓
to QERR
HIGH to LOW Propagation Delay, CLK
↑
/ CLK
↓
to QERR
HIGH to LOW Propagation Delay, RESET
↓
to Qn
↓
LOW to HIGH Propagation Delay, RESET
↓
to QERR
↑
V
DD
= 1.8V ± 0.1V
Min.
410
1.3
Units
MHz
ns
ns
ns
ns
ns
ns
Max.
1.9
2
3
2.4
3
3
0.9
0.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUAF32868BHLF | 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869A | 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869AHLF | 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32868A | 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32868AHLF | 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTUAF32868BHLF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32869AHLF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32865A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32865AHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。