IDTTM Programmable Timing Control HubTM f" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ICS9E4101AFILFT
寤犲晢锛� IDT, Integrated Device Technology Inc
鏂囦欢闋佹暩(sh霉)锛� 7/19闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC TIMING CTRL HUB PROG 56SSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
绯诲垪锛� TCH™, PCI Express® (PCIe)
椤炲瀷锛� 鏅傞悩/闋荤巼鍚堟垚鍣�
PLL锛� 鏄�
涓昏鐩殑锛� PCI Express锛圥CIe锛�锛孴iming Control Hub?
杓稿叆锛� 鏅堕珨
杓稿嚭锛� HCSL
闆昏矾鏁�(sh霉)锛� 1
姣旂巼 - 杓稿叆:杓稿嚭锛� 1:21
宸垎 - 杓稿叆:杓稿嚭锛� 鐒�/鏄�
闋荤巼 - 鏈€澶э細 400MHz
闆绘簮闆诲锛� 3.135 V ~ 3.465 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 56-BSSOP锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 56-SSOP
鍖呰锛� 甯跺嵎 (TR)
IDTTM
Programmable Timing Control HubTM for Intel Systems
1408A鈥�01/25/10
ICS9E4101
Programmable Timing Control HubTM for Intel Systems
15
Electrical Characteristics - PCICLK/PCICLK_F
TA = -40 to 85掳C; VDD = 3.3 V +/-5%; CL = 30 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
Long Accuracy
ppm
see Tperiod min-max values
-300
300
ppm1,2
33.33MHz output nominal
29.99100
30.00900
ns
2
33.33MHz output spread
29.99100
30.15980
ns
2
33.33MHz output nominal
29.49100
30.50900
ns
2
33.33MHz output spread
29.49100
30.65980
ns
2
Clk High Time
th1
12
N/A
ns
1
Clock Low Time
tl1
12
N/A
ns
1
Output High Voltage
VOH
IOH = -1 mA
2.4
V
Output Low Voltage
VOL
IOL = 1 mA
0.55
V
V OH @MIN = 1.0 V
-33
mA
VOH@ MAX = 3.135 V
-33
mA
VOL @ MIN = 1.95 V
30
mA
VOL @ MAX = 0.4 V
38
mA
Edge Rate
Rising edge rate
1
4
V/ns
1
Edge Rate
Falling edge rate
1
4
V/ns
1
Rise Time
tr1
VOL = 0.4 V, VOH = 2.4 V
0.5
2
ns
1
Fall Time
tf1
VOH = 2.4 V, VOL = 0.4 V
0.5
2
ns
1
Duty Cycle
dt1
VT = 1.5 V
45
55
%
1
Skew
tsk1
VT = 1.5 V
500
ps
1
Jitter
tjcyc-cyc
VT = 1.5 V
500
ps
1
1Guaranteed by design, not 100% tested in production.
2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFoutput is at 14.31818MHz
Output Low Current
IOL
Absolute Min/Max Clock
period
Tabs
Clock period
Tperiod
Output High Current
IOH
Electrical Characteristics - USB_48MHz
TA = -40 to 85掳C; VDD = 3.3 V +/-5%; CL = 20 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
Long Accuracy
ppm
see Tperiod min-max values
-100
100
ppm1,2
Clock period
Tperiod
48.0000MHz output nominal
20.82570
20.83400
ns
2
Absolute Min/Max Clock
period
Tabs
Nominal
20.48125
21.18542
ns
2
Clk High Time
th1
8.094
10.036
ns
1
Clock Low Time
tl1
7.694
9.836
ns
1
V OH @ MIN = 1.0 V
-33
mA
VOH@ MAX = 3.135 V
-33
mA
VOL @MIN = 1.95 V
30
mA
VOL @ MAX = 0.4 V
38
mA
Edge Rate
Rising edge rate
1
2
V/ns
1
Edge Rate
Falling edge rate
1
2
V/ns
1
Rise Time
tr1
VOL = 0.4 V, VOH = 2.4 V
11.43
2
ns
1
Fall Time
tf1
VOH = 2.4 V, VOL = 0.4 V
11.33
2
ns
1
Duty Cycle
dt1
VT = 1.5 V
45
48
55
%
1
Jitter, Cycle to cycle
tjcyc-cyc
VT = 1.5 V
350
ps
1
1Guaranteed by design, not 100% tested in production.
2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFoutput is at 14.31818MHz
Output Low Current
IOL
Output High Current
IOH
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ICS9EX21801AKLF IC FANOUT BUFF DIFF 72-VFQFN
ICS9EX21831AKLF IC FANOUT/BUFFER DIFF 72VFQFN
ICS9FG1901HKLFT IC FREQUENCY GENERATOR 72-QFN
ID82C54 IC OSC PROG TIMER 8MHZ 24DIP
IDT2308A-4DCI8 IC CLOCK MULT ZD HI DRV 16-SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ICS9EMS9633BKILF 鍔熻兘鎻忚堪:IC EMBEDDED PC MAIN CLK 48VFQFPN RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷堟檪 - 灏堢敤 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:鏅傞悩/闋荤巼鐧�(f膩)鐢熷櫒锛屽璺京(f霉)鐢ㄥ櫒 PLL:鏄� 涓昏鐩殑:瀛樺劜鍣紝RDRAM 杓稿叆:鏅堕珨 杓稿嚭:LVCMOS 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:1:2 宸垎 - 杓稿叆:杓稿嚭:鐒�/鏄� 闋荤巼 - 鏈€澶�:400MHz 闆绘簮闆诲:3 V ~ 3.6 V 宸ヤ綔婧害:0°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-TSSOP锛�0.173"锛�4.40mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-TSSOP 鍖呰:Digi-Reel® 鍏跺畠鍚嶇ū:296-6719-6
ICS9EMS9633BKILFT 鍔熻兘鎻忚堪:IC EMBEDDED PC MAIN CLK 48VFQFPN RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷堟檪 - 灏堢敤 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:28 绯诲垪:- 椤炲瀷:鏅傞悩/闋荤巼鐧�(f膩)鐢熷櫒 PLL:鏄� 涓昏鐩殑:Intel CPU 鏈嶅嫏(w霉)鍣� 杓稿叆:鏅傞悩 杓稿嚭:LVCMOS 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:3:22 宸垎 - 杓稿叆:杓稿嚭:鐒�/鏄� 闋荤巼 - 鏈€澶�:400MHz 闆绘簮闆诲:3.135 V ~ 3.465 V 宸ヤ綔婧害:0°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-TFSOP 锛�0.240"锛�6.10mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:64-TSSOP 鍖呰:绠′欢
ICS9EMS9633BKLF 鍔熻兘鎻忚堪:IC EMBEDDED PC MAIN CLK 48VFQFPN RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷堟檪 - 灏堢敤 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:鏅傞悩/闋荤巼鐧�(f膩)鐢熷櫒锛屽璺京(f霉)鐢ㄥ櫒 PLL:鏄� 涓昏鐩殑:瀛樺劜鍣�锛孯DRAM 杓稿叆:鏅堕珨 杓稿嚭:LVCMOS 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:1:2 宸垎 - 杓稿叆:杓稿嚭:鐒�/鏄� 闋荤巼 - 鏈€澶�:400MHz 闆绘簮闆诲:3 V ~ 3.6 V 宸ヤ綔婧害:0°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-TSSOP锛�0.173"锛�4.40mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-TSSOP 鍖呰:Digi-Reel® 鍏跺畠鍚嶇ū:296-6719-6
ICS9EMS9633BKLFT 鍔熻兘鎻忚堪:IC EMBEDDED PC MAIN CLK 48VFQFPN RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷堟檪 - 灏堢敤 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:28 绯诲垪:- 椤炲瀷:鏅傞悩/闋荤巼鐧�(f膩)鐢熷櫒 PLL:鏄� 涓昏鐩殑:Intel CPU 鏈嶅嫏(w霉)鍣� 杓稿叆:鏅傞悩 杓稿嚭:LVCMOS 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:3:22 宸垎 - 杓稿叆:杓稿嚭:鐒�/鏄� 闋荤巼 - 鏈€澶�:400MHz 闆绘簮闆诲:3.135 V ~ 3.465 V 宸ヤ綔婧害:0°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:64-TFSOP 锛�0.240"锛�6.10mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:64-TSSOP 鍖呰:绠′欢
ICS9EPRS475BGLF 鍒堕€犲晢:Integrated Device Technology Inc 鍔熻兘鎻忚堪:IC EMBEDDED PC MAIN CLK 56TSSOP
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*