- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378603 > ICS98UAE877AHLFT (Integrated Device Technology, Inc.) 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS98UAE877AHLFT |
| 廠(chǎng)商： | Integrated Device Technology, Inc. |
| 英文描述： | 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER |
| 中文描述： | 1.5V的低功耗，寬范圍頻率時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 1/18頁(yè) |
| 文件大小： | 275K |
| 代理商： | ICS98UAE877AHLFT |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DATASHEET
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
ICS98UAE877A
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
1
ICS98UAE877A
7181/2
Description
The PLL clock buffer, ICS98UAE877A, is designed for a
V
DDQ
of 1.5V, an AV
DD
of 1.5V and differential data input
and output levels.
ICS98UAE877A is a zero delay buffer that distributes a
differential clock input pair (CLK_INT, CLK_INC) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and
one differential pair feedback clock outputs (FB_OUTT,
FBOUTC). The clock outputs are controlled by the input
clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT,
FB_INC), the LVCMOS program pins (OE, OS) and the
Analog Power input (AVDD). When OE is low, the outputs
(except FB_OUTT/FB_OUTC) are disabled while the
internal PLL continues to maintain its locked-in frequency.
OS (Output Select) is a program pin that must be tied to
GND or V
DDQ
. When OS is high, OE will function as
described above. When OS is low, OE has no effect on
CLKT7/CLKC7 (they are free running in addition to
FB_OUTT/FB_OUTC). When AV
DD
is grounded, the PLL is
turned off and bypassed for test purposes.
When both clock signals (CLK_INT, CLK_INC) are logic
low, the device will enter a low power mode. An input logic
detection circuit on the differential inputs, independent from
the input buffers, will detect the logic low level and perform
a low power state where all outputs, the feedback and the
PLL are OFF. When the inputs transition from both being
logic low to being differential signals, the PLL will be turned
back on, the inputs and outputs will be enabled and the PLL
will obtain phase lock between the feedback clock pair
(FB_INT, FB_INC) and the input clock pair (CLK_INT,
CLK_INC) within the specified stabilization time tSTAB.
The PLL in ICS98UAE877A clock driver uses the input
clocks (CLK_INT, CLK_INC) and the feedback clocks
(FB_INT, FB_INC) to provide high-performance, low-skew,
low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]).
ICS98UAE877A is also able to track Spread Spectrum
Clocking (SSC) for reduced EMI.
ICS98UAE877A is available in Commercial Temperature
Range (0°C to 70°C) and Industrial Temperature Range
(-40°C to +85°C). See Ordering Information for details
Features
Low skew, low jitter PLL clock driver
1 to 10 differential clock distribution
Feedback pins for input to output synchronization
Spread Spectrum tolerant inputs
Auto PD when input signal is at a certain logic state
Available in 52-ball VFBGA and a 40-pin MLF
Applications
DDR2 Memory Modules / Zero Delay Board Fan Out
Provides complete DDR DIMM solution with
IDT74SSTUAE32xxx family
Switching Characteristics
Period jitter:
40ps (DDR2-400/533)
30ps (DDR2-667)
Half-period jitter:
60ps (DDR2-400/533)
50ps (DDR2-667)
Output-Output Skew
40ps (DDR2-400/533)
30ps (DDR2-667)
Cycle-Cycle Jitter
40ps
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS98UAE877AKLFIT | 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER |
| ICS98UAE877AKLFT | 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER |
| ICS9DBL411 | Four Output Differential Fanout Buffer for PCI Express Gen 1 & 2 |
| ICS9FG107 | Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks |
| ICS9FG107YFLFT | Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS98ULPA877AH | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS98ULPA877AHI | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS98ULPA877AHILF | 制造商:Integrated Device Technology Inc 功能描述:IC CLK DVR DDR-II PLL 52BGA 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA |
| ICS98ULPA877AHILFT | 制造商:Integrated Device Technology Inc 功能描述:IC CLK DVR DDR-II PLL 52BGA 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA |
| ICS98ULPA877AHIT | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。