- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360787 > ICS97ULPA877LF-T 1.8V Low-Power Wide-Range Frequency Clock Driver PDF資料下載
參數(shù)資料
| 型號： | ICS97ULPA877LF-T |
| 英文描述： | 1.8V Low-Power Wide-Range Frequency Clock Driver |
| 中文描述： | 1.8V的低功耗寬范圍頻率時鐘驅(qū)動器 |
| 文件頁數(shù)： | 2/15頁 |
| 文件大小： | 195K |
| 代理商： | ICS97ULPA877LF-T |
2
ICS97ULPA877A
1088B—01/18/06
Pin Descriptions
l
n
e
m
i
m
a
r
e
N
T
n
o
i
p
i
c
s
e
D
l
c
s
e
c
c
t
c
e
E
r
a
s
a
h
C
D
N
G
A
d
n
u
o
G
g
o
n
A
d
n
u
o
G
V
A
D
D
r
e
w
o
p
g
o
n
A
l
n
m
o
n
V
8
T
N
I
K
L
C
r
o
e
r
n
w
o
d
p
)
m
h
O
K
0
0
1
-
K
0
1
(
a
h
w
t
p
n
k
c
o
C
t
p
n
e
r
e
D
C
N
I
K
L
C
r
o
e
r
n
w
o
d
p
)
m
h
O
K
0
0
1
-
K
0
1
(
a
h
w
t
p
n
k
c
o
y
a
e
m
o
C
t
p
n
e
r
e
D
T
N
I
B
F
t
p
n
k
c
o
k
c
a
b
d
e
e
F
t
p
n
e
r
e
D
C
N
I
B
F
t
p
n
k
c
o
k
c
a
b
d
e
e
y
e
m
e
m
o
C
t
p
n
e
D
T
T
U
O
_
B
F
t
p
o
k
c
o
k
c
a
b
d
e
e
F
t
p
o
l
e
D
C
T
U
O
_
B
F
t
p
o
k
c
o
k
c
a
b
d
e
e
y
e
m
e
m
o
C
t
p
o
l
e
D
E
O
)
u
o
n
o
c
n
y
s
A
(
e
a
n
E
t
p
O
t
p
n
S
O
M
C
V
L
S
O
V
r
D
N
G
o
d
e
t
e
S
t
p
O
Q
D
D
)
t
p
n
S
O
M
C
V
L
D
N
G
d
n
u
o
G
d
n
u
o
G
V
Q
D
D
r
w
o
p
t
p
o
d
n
a
c
o
L
l
n
m
o
n
V
8
]
K
L
C
s
p
o
k
c
o
C
s
p
o
l
e
D
]
C
K
L
C
s
p
o
k
c
o
y
e
m
e
m
o
C
s
p
o
l
e
D
B
N
l
b
o
N
The PLL clock buffer,
ICS97ULPA877A
, is designed for a V
DDQ
of 1.8 V, a AV
DD
of 1.8 V and differential data input and
output levels. Package options include a plastic 52-ball VFBGA and a 40-pin MLF.
ICS97ULPA877A
is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT,
FBOUTC). The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT,
FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD). When OE is low, the outputs (except
FB_OUTT/FB_OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output
Select) is a program pin that must be tied to GND or V
DDQ
. When OS is high, OE will function as described above. When
OS is low, OE has no effect on CLKT7/CLKC7 (they are free running in addition to FB_OUTT/FB_OUTC). When AV
DD
is grounded, the PLL is turned off and bypassed for test purposes.
When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic
detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform
a low power state where all outputs, the feedback and the PLL are OFF. When the inputs transition from both being logic
low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL
will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INT, CLK_INC)
within the specified stabilization time t
STAB
.
The PLL in
ICS97ULPA877A
clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT,
FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]).
ICS97ULPA877A
is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.
ICS97ULPA877A
is characterized for operation from 0°C to 70°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9DB104 | Four Output Differential Buffer for PCI-Express |
| ICS9DB104YFLFT | Four Output Differential Buffer for PCI-Express |
| ICS9DB106YFLF-T | 6 Output PCI Express Buffer with CLKREQ Function |
| ICS9DB106YGLF-T | 6 Output PCI Express Buffer with CLKREQ Function |
| ICS9DB106 | 6 Output PCI Express Buffer with CLKREQ Function |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS98UAE877AHLF | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS98UAE877AHLFT | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS98ULPA877AH | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS98ULPA877AHI | 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS98ULPA877AHILF | 制造商:Integrated Device Technology Inc 功能描述:IC CLK DVR DDR-II PLL 52BGA 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。