參數(shù)資料
型號(hào): ICS95V842I
英文描述: DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
中文描述: 復(fù)員鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(60MHz時(shí)- 220MHz)
文件頁(yè)數(shù): 5/9頁(yè)
文件大?。?/td> 103K
代理商: ICS95V842I
5
ICS95V842I
1234A—06/13/06
Notes:
1.
2.
3.
4. Does not include jitter.
Switching characteristics are guaranteed for application frequency range. The
PLL Locks over the Max Clock Frequency range, but the device doe not
necessarily meet other timing parameters.
Refers to transition on noninverting output in PLL bypass mode.
While the pulse skew is almost constant over frequency, the duty cycle error
increases at higher frequencies. This is due to the formula: duty cycle=twH/tc,
were the cycle (tc) decreases as the frequency goes up.
Switching Characteristics
T
A
= -40°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
Max clock frequency
3
freq
op
Application Frequency
Range
3
Input clock duty cycle
d
tin
Input clock slew rate
t
sl(I)
CLK stabilization
T
STAB
Low-to high level
propagation delay time
High-to low level propagation
delay time
Output enable time
t
en
Output disable time
t
dis
Period jitter
t
jit (per)
Half-period jitter
t
jit(hper)
Output clock slew rate
t
sl(o)
Cycle to Cycle Jitter
t
cyc
-t
cyc
Static Phase Offset
t
(spo)
Output to Output Skew
t
skew
CONDITION
MIN
40
TYP
MAX
333
UNITS
MHz
freq
App
60
220
MHz
40
1
60
2
100
%
v/ns
μs
t
PLH1
CLK_IN to any output
5.5
ns
t
PHL1
CLK_IN to any output
5.5
ns
PD# to any output
PD# to any output
5
5
ns
ns
ps
ps
v/ns
ps
ps
ps
-75
-75
1
-75
-50
75
75
2.5
75
50
60
40
Over the application
frequency range
相關(guān)PDF資料
PDF描述
ICS95V842yFILF-T DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
ICS95V842 DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
ICS95V842 DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
ICS95V857C 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz)
ICS95V857CGLF-T 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS95V842YFILF-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
ICS95V847 制造商:ICS 制造商全稱:ICS 功能描述:2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz)
ICS95V847AG 功能描述:IC CLOCK DRIVER 2.5V 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ICS95V847AGI 功能描述:IC CLOCK DRIVER 2.5V 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS95V847AGIT 功能描述:IC CLOCK DRIVER 2.5V 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT