- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360785 > ICS950602yFT POT 25K OHM 1/4 SQ CERM SL ST PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS950602yFT |
| 英文描述： | POT 25K OHM 1/4 SQ CERM SL ST |
| 中文描述： | 可編程定時(shí)控制中心，為PII /三 |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 147K |
| 代理商： | ICS950602YFT |
3
Integrated
Circuit
Systems, Inc.
ICS950602
0469B—12/18/02
General I
2
C serial interface information
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte location = N
ICS clock will
acknowledge
Controller (host) sends the data byte count = X
ICS clock will
acknowledge
Controller (host) starts sending
Byte N through
Byte N + X -1
(see Note 2)
ICS clock will
acknowledge
each byte
one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will
acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the data byte count = X
ICS clock sends
Byte N + X -1
ICS clock sends
Byte 0 through byte X (if X
(H)
was written to byte 8)
.
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
*See notes on the following page
.
ICS (Slave/Receiver)
T
WR
ACK
ACK
ACK
ACK
ACK
P
stoP bit
X
Index Block Write Operation
Controller (Host)
Slave Address D2
(H)
Beginning Byte = N
WRite
starT bit
Byte N + X - 1
Data Byte Count = X
Beginning Byte N
T
Slave Address D2
(H)
starT bit
WR
WRite
RT
Slave Address D3
(H)
Repeat starT
RD
ReaD
Beginning Byte N
Byte N + X - 1
N
P
Not acknowledge
stoP bit
Index Block Read Operation
Controller (Host)
Beginning Byte = N
ACK
ACK
Data Byte Count = X
ACK
ICS (Slave/Receiver)
X
ACK
ACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS950805G-T | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950805 | 16-Bit Buffers/Drivers With 3-State Outputs 48-SSOP -40 to 85 |
| ICS950805F-T | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950810 | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950810YFLF-T | High-Voltage, High-Current Darlington Arrays, 18-pin DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS950602YGT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for PII/III |
| ICS950703 | 制造商:ICS 制造商全稱:ICS 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR P4 |
| ICS950703XFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR P4 |
| ICS950805 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950805F-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。