參數(shù)資料
型號(hào): ICS950220YFLFT
英文描述: Programmable Timing Control Hub⑩ for P4⑩
中文描述: 可編程定時(shí)控制中心,為小四至⑩⑩
文件頁(yè)數(shù): 18/20頁(yè)
文件大?。?/td> 183K
代理商: ICS950220YFLFT
18
Integrated
Circuit
Systems, Inc.
ICS950220
0467F—07/28/05
The impact of asserting the PCI_STOP# signal will be the following. All PCI[6:0] and stoppable PCI_F[2,0] clocks will latch low
in their next high to low transition. The PCI_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising
edge.
PCI_STOP#
PCI_F[2:0] 33MHz
PCI[6:0] 33MHz
tsu
Assertion of PCI_STOP# Waveforms
PCI_STOP# - Assertion (transition from logic "1" to logic "0")
CPU_STOP#
CPUT
CPUC
The impact of asserting the CPU_STOP# pin is all CPU outputs that are set in the I
2
C configuration to be stoppable via
assertion of CPU_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown.
The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current
values. The CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.
CPU_STOP# - Assertion (transition from logic "1" to logic "0")
Assertion of CPU_STOP# Waveforms
CPU_STOP# Functionality
#
P
O
T
S
_
U
P
C
T
U
P
C
C
U
P
C
1
l
m
r
N
l
m
r
N
0
t
M
*
f
t
o
相關(guān)PDF資料
PDF描述
ICS950220yFLF-T Programmable Timing Control Hub⑩ for P4⑩
ICS950223 Programmable Timing Control Hub? for P4?
ICS950227 Programmable Timing Control Hub for P4
ICS950401 AMD - K8TM System Clock Chip
ICS950402 AMD - K8 System Clock Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS950220YFLF-T 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩
ICS950223 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub? for P4?
ICS950227 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS9502P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC
ICS950401 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8TM System Clock Chip