參數(shù)資料
型號: ICS93705YF-T
英文描述: DDR Phase Lock Loop Zero Delay Clock Buffer
中文描述: 復(fù)員鎖相環(huán)零延遲時鐘緩沖器
文件頁數(shù): 7/7頁
文件大?。?/td> 65K
代理商: ICS93705YF-T
7
ICS93705
0418C—08/08 /02
Ordering Information
ICS93705
y
F-T
Example:
ICS XXXX
y
F PPP - T
Designation for tape and reel packaging
Pattern Number (2 or 3 digit number for parts with ROM code
patterns)
Package Type
F=SSOP
Revision Designator
(will not correlate with datasheet revision)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
MIN
2.413
0.203
0.203
0.127
SEE VARIATIONS
MAX
2.794
0.406
0.343
0.254
MIN
.095
.008
.008
.005
SEE VARIATIONS
MAX
.110
.016
.0135
.010
A
A1
b
c
D
E
E1
e
h
L
N
10.033
7.391
10.668
7.595
.395
.291
.420
.299
0.635 BASIC
0.381
0.508
SEE VARIATIONS
0.025 BASIC
.015
.020
SEE VARIATIONS
0.635
1.016
.025
.040
α
VARIATIONS
MIN
MAX
16.002
MIN
MAX
48
15.748
.620
.630
6/1/00
REV B
JEDEC MO-118
DOC# 10-0034
N
D mm.
D (inch)
SYMBOL
In Millimeters
COMMON DIMENSIONS
In Inches
COMMON DIMENSIONS
AREA
INDEX
1 2
N
D
h x 45°
E1
E
α
PLANE
SEATING
A1
A
e
- C -
b
.10 (.004) C
c
L
300 mil SSOP
相關(guān)PDF資料
PDF描述
ICS93712YF-PPP-T 2 DIMM DDR Fanout Buffer
ICS93712YF-T 2 DIMM DDR Fanout Buffer
ICS93712 2 DIMM DDR Fanout Buffer
ICS93716 Low Cost DDR Phase Lock Loop Clock Driver
ICS93716YF-T Low Cost DDR Phase Lock Loop Clock Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS93712 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer
ICS93712YF-PPP-T 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer
ICS93712YF-T 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer
ICS93716 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost DDR Phase Lock Loop Clock Driver
ICS93716AF 功能描述:IC DDR PLL CLOCK DRIVER 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件