- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360781 > ICS9248YG-171-T AMD - K7TM System Clock Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9248YG-171-T |
| 英文描述： | AMD - K7TM System Clock Chip |
| 中文描述： | AMD公司- K7TM系統(tǒng)時(shí)鐘芯片 |
| 文件頁(yè)數(shù)： | 11/15頁(yè) |
| 文件大?。?/td> | 210K |
| 代理商： | ICS9248YG-171-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
11
ICS9248-171
Advance Information
Third party brands and names are the property of their respective owners.
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) on the ICS9248-
171 serve as dual signal functions to the device. During initial
power-up, they act as input pins. The logic level (voltage)
that is present on these pins at this time is read and stored
into a 5-bit internal data latch. At the end of Power-On reset,
(see AC characteristics for timing values), the device changes
the mode of operations for these pins to an output function.
In this mode the pins produce the specified buffered clocks
to external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1) power
supply or the GND (logic 0) voltage potential. A 10 Kilohm
(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
8.2K
Figure 1 shows a means of implementing this function when
a switch or 2 pin header is used. With no jumper is installed
the pin will be pulled high. With the jumper in place the pin
will be pulled low. If programmability is not necessary, than
only a single resistor is necessary. The programming resistors
should be located close to the series termination resistor to
minimize the current loop area. It is more important to locate
the series termination resistor close to the driver than the
programming resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9248-185 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM & K6 |
| ICS9248-131 | Frequency Generator & Integrated Buffers for Celeron & PII/III⑩ |
| ICS9248yF-131-T | Pleated Foil Flat Jacketed Cable, 93101/68 30 AWG, .025 (0.64) |
| ICS9248-189 | AMD - K7⑩ Clock Generator for Mobile System |
| ICS9248-192 | Frequency Timing Generator for Transmeta Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9248YG-192-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Transmeta Systems |
| ICS9248YG-195LF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| ICS9248YG-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9248YG-50T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9248YG-50-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。