參數(shù)資料
型號: ICS9248yF-131-T
英文描述: Pleated Foil Flat Jacketed Cable, 93101/68 30 AWG, .025 (0.64)
中文描述: 頻率發(fā)生器
文件頁數(shù): 8/11頁
文件大?。?/td> 100K
代理商: ICS9248YF-131-T
8
ICS9248-185
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the
ICS9248-185
. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the
ICS9248-185
internally. The minimum that the PCICLK clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width
guaranteed. PCICLK clock on latency cycles are only three rising PCICLK clocks, off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CLK_STOP# is shown in a high (true) state.
CPUCLK
(Internal)
PCICLK_F
(Internal)
PCICLK_F
(Free-running)
CLK_STOP#
PCICLK [6:0]
PCI_STOP#
相關(guān)PDF資料
PDF描述
ICS9248-189 AMD - K7⑩ Clock Generator for Mobile System
ICS9248-192 Frequency Timing Generator for Transmeta Systems
ICS9248YF-189-T AMD - K7⑩ Clock Generator for Mobile System
ICS9248YG-192-T Frequency Timing Generator for Transmeta Systems
ICS9248yF-103 Frequency Generator & Integrated Buffers for PENTIUM/ProTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YF-134-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II/III Systems
ICS9248YF-135-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩& K6
ICS9248YF-138 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-141-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ System Clock Chip
ICS9248YF-146-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩