- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360783 > ICS9248-195 Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9248-195 |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大小： | 160K |
| 代理商： | ICS9248-195 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
10
ICS9248-195
0375D—02/02/04
1.
The ICS clock generator is a slave/receiver, I
2
C component. It can read back the data stored in the latches for
verification.
Read-Back will support Intel PII/PIII "Block-Read" protocol
.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I
2
C interface, the protocol is set to use only "
Block-Writes
" from the controller.
The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any
complete byte has been transferred. The Command code and Byte count shown above must be sent, but the
data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
At power-on, all registers are set to a default condition, as shown.
2.
3.
4.
5.
6.
General I
2
C serial interface information
The information in this section assumes familiarity with I
2
C programming.
For more information, contact ICS for an I
2
C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends a dummy command code
ICS clock will
acknowledge
Controller (host) sends a dummy byte count
ICS clock will
acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock will
acknowledge
each byte
one at a time
.
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the
byte count
Controller (host) acknowledges
ICS clock sends first byte
(Byte 0) through byte 5
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
Notes:
Controller (Host)
Start Bit
Address
D3
(H)
ICS (Slave/Receiver)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Stop Bit
How to Read:
Controller (Host)
Start Bit
Address
D2
(H)
ICS (Slave/Receiver)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Stop Bit
How to Write:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9248YF-195LF-T | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| ICS9248YG-195LF-T | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| ICS9248-95 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248F-126 | Peripheral IC |
| ICS9248F-126-T | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9248-199 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator for SIS 735/740 with AMD K7 Processor |
| ICS9248-20 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9248-39 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248-50 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248-50_1 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。